Polypeptide for a TRP channel family member, TRP-PLIK2, and splice variants
    71.
    发明授权
    Polypeptide for a TRP channel family member, TRP-PLIK2, and splice variants 有权
    用于TRP通道家族成员的多肽,TRP-PLIK2和剪接变体

    公开(公告)号:US07541434B2

    公开(公告)日:2009-06-02

    申请号:US11726234

    申请日:2007-03-21

    CPC分类号: C07K14/705

    摘要: The present invention provides novel polynucleotides encoding TRP-PLIK2 polypeptides, fragments and homologues thereof. The present invention also provides polynucleotides encoding variants and splice variants of TRP-PLIK2 polypeptides, TRP-PLIK2b, TRP-PLIK2c, and TRP-PLIK2d, respectively. Also provided are vectors, host cells, antibodies, and recombinant and synthetic methods for producing said polypeptides. The invention further relates to diagnostic and therapeutic methods for applying these novel TRP-PLIK2, TRP-PLIK2b, TRP-PLIK2c, and TRP-PLIK2d polypeptides to the diagnosis, treatment, and/or prevention of various diseases and/or disorders related to these polypeptides. The invention further relates to screening methods for identifying agonists and antagonists of the polynucleotides and polypeptides of the present invention.

    摘要翻译: 本发明提供了编码TRP-PLIK2多肽的新型多核苷酸,其片段及其同源物。 本发明还提供分别编码TRP-PLIK2多肽,TRP-PLIK2b,TRP-PLIK2c和TRP-PLIK2d的变体和剪接变体的多核苷酸。 还提供了载体,宿主细胞,抗体以及用于产生所述多肽的重组和合成方法。 本发明还涉及将这些新型TRP-PLIK2,TRP-PLIK2b,TRP-PLIK2c和TRP-PLIK2d多肽应用于诊断,治疗和/或预防与这些相关的各种疾病和/或病症的诊断和治疗方法 多肽。 本发明还涉及用于鉴定本发明的多核苷酸和多肽的激动剂和拮抗剂的筛选方法。

    Modular uninterruptible power supply with loadsharing between modules
    73.
    发明授权
    Modular uninterruptible power supply with loadsharing between modules 有权
    模块化不间断电源,模块之间具有负载分担

    公开(公告)号:US07492058B2

    公开(公告)日:2009-02-17

    申请号:US11676460

    申请日:2007-02-19

    申请人: Jian Chen

    发明人: Jian Chen

    摘要: In the preferred embodiments, an uninterruptible power supply has multiple UPS modules connected in parallel. Each module has an AC-DC-AC converter and a subcontroller for controlling the operation of the AC-DC-AC converter. A single current sensor senses a total aggregate current flowing from all the modules. Each subcontroller can detect an input voltage, output voltage, and DC bus voltage of each module. Also, each module has unique operating characteristics (e.g., efficiency curve and a responsiveness coefficient K). Operating characteristics data are stored in a memory accessible by the subcontroller. Based on the voltage and current measurements, and the operating characteristics of each module, the subcontrollers perform calculations to determine a DC bus voltage target (unique for each module) that results in each module providing the same output current. Accordingly, only one current sensor is needed, and, consequently, the cost of the UPS device can be reduced.

    摘要翻译: 在优选实施例中,不间断电源具有并联连接的多个UPS模块。 每个模块都有AC-DC-AC转换器和用于控制AC-DC-AC转换器工作的子控制器。 单个电流传感器检测从所有模块流出的总聚合电流。 每个子控制器可以检测每个模块的输入电压,输出电压和直流母线电压。 此外,每个模块具有独特的操作特性(例如效率曲线和响应系数K)。 操作特性数据存储在可由子控制器访问的存储器中。 基于电压和电流测量以及每个模块的工作特性,子控制器执行计算以确定每个模块提供相同输出电流的直流总线电压目标(每个模块唯一)。 因此,仅需要一个电流传感器,因此可以减少UPS装置的成本。

    Gate configuration for nanowire electronic devices
    75.
    发明授权
    Gate configuration for nanowire electronic devices 失效
    纳米线电子器件的栅极配置

    公开(公告)号:US07473943B2

    公开(公告)日:2009-01-06

    申请号:US11233398

    申请日:2005-09-22

    IPC分类号: H01L29/80

    摘要: Methods, systems, and apparatuses for electronic devices having improved gate structures are described. An electronic device includes at least one nanowire. A gate contact is positioned along at least a portion of a length of the at least one nanowire. A dielectric material layer is between the gate contact and the at least one nanowire. A source contact and a drain contact are in contact with the at least one nanowire. At least a portion of the source contact and/or the drain contact overlaps with the gate contact along the nanowire the length. In another aspect, an electronic device includes a nanowire having a semiconductor core surrounded by an insulating shell layer. A ring shaped first gate region surrounds the nanowire along a portion of the length of the nanowire. A second gate region is positioned along the length of the nanowire between the nanowire and the substrate. A source contact and a drain contact are coupled to the semiconductor core of the nanowire at respective exposed portions of the semiconductor core.

    摘要翻译: 描述了具有改进的门结构的电子设备的方法,系统和装置。 电子装置包括至少一个纳米线。 栅极接触沿至少一个纳米线的长度的至少一部分定位。 介电材料层在栅极接触和至少一个纳米线之间。 源极触点和漏极触点与至少一个纳米线接触。 源极触点和/或漏极触点的至少一部分沿着该纳米线的长度与栅极触点重叠。 另一方面,一种电子器件包括具有被绝缘壳层包围的半导体芯的纳米线。 环形第一栅极区域沿着纳米线长度的一部分包围纳米线。 第二栅极区沿着纳米线和衬底之间的纳米线的长度定位。 源极触点和漏极触点在半导体芯的相应的暴露部分处耦合到纳米线的半导体芯。

    Providing stress uniformity in a semiconductor device
    76.
    发明授权
    Providing stress uniformity in a semiconductor device 有权
    在半导体器件中提供应力均匀性

    公开(公告)号:US07473623B2

    公开(公告)日:2009-01-06

    申请号:US11428022

    申请日:2006-06-30

    IPC分类号: H01L21/3205 H01L21/4763

    摘要: A method includes forming a plurality of functional features on a semiconductor layer in a first region. A non-functional feature corresponding to the functional feature is formed adjacent at least one of the functional features disposed on a periphery of the region. A stress-inducing layer is formed over at least a portion of the functional features and the non-functional feature. A device includes a semiconductor layer, a first dummy gate electrode, and a stress-inducing layer. The plurality of transistor gate electrodes is formed above the semiconductor layer. The plurality includes at least a first end gate electrode, a second end gate electrode, and at least one interior gate electrode. The first dummy gate electrode is disposed proximate the first end gate electrode. The stress-inducing layer is disposed over at least a portion of the plurality of transistor gate electrodes and the first dummy gate electrode.

    摘要翻译: 一种方法包括在第一区域中的半导体层上形成多个功能特征。 相邻于功能特征的非功能特征形成在邻近设置在区域周边的功能特征中的至少一个功能特征。 在功能特征和非功能特征的至少一部分上形成应力诱导层。 一种器件包括半导体层,第一伪栅电极和应力诱导层。 多个晶体管栅电极形成在半导体层的上方。 多个至少包括第一端栅极电极,第二端栅极电极和至少一个内部栅极电极。 第一虚拟栅电极设置在第一端栅电极附近。 应力感应层设置在多个晶体管栅极电极和第一虚拟栅电极的至少一部分上。

    MICROWAVE SEWAGE TREATING APPARATUS
    78.
    发明申请
    MICROWAVE SEWAGE TREATING APPARATUS 审中-公开
    微波炉污水处理设备

    公开(公告)号:US20080170974A1

    公开(公告)日:2008-07-17

    申请号:US12014753

    申请日:2008-01-15

    申请人: Jian Chen

    发明人: Jian Chen

    IPC分类号: B01J19/08

    CPC分类号: C02F1/302 C02F2303/24

    摘要: A microwave sewage treating apparatus is disclosed. The apparatus comprises: a sewage source for supplying sewage; a microwave radiation system for irradiating the sewage with microwave, the microwave radiation system including a microwave generator for generating microwave, a microwave radiation chamber in which the sewage is irradiated with the microwave generated by the microwave generator, and a microwave radiation part for inputting the microwave generated by the microwave generator into the microwave radiation chamber; and a sewage pipe disposed in the microwave radiation chamber and having one end connected with the sewage source and the other end for outputting the sewage irradiated with the microwave. The microwave sewage treating apparatus according to the present disclosure is high in sewage treatment and low in operational cost and can treat various sewages. Indexes of water outputted by treating the sewage with the microwave sewage treating apparatus can completely reach discharge standards.

    摘要翻译: 公开了一种微波污水处理装置。 该设备包括:用于供应污水的污水源; 用微波照射污水的微波辐射系统,微波辐射系统包括微波发生器,用于产生微波;微波辐射室,其中污水用微波发生器产生的微波照射;微波辐射部分,用于输入微波辐射部分, 由微波发生器产生的微波进入微波辐射室; 以及设置在微波辐射室中的污水管,其一端与污水源连接,另一端用于输出用微波照射的污水。 根据本公开的微波污水处理装置,污水处理量高,运行成本低,可以处理各种污水。 用微波污水处理设备处理污水输出的水指标可以完全达到排放标准。

    Electron Blocking Layers for Electronic Devices
    80.
    发明申请
    Electron Blocking Layers for Electronic Devices 审中-公开
    电子设备电子阻挡层

    公开(公告)号:US20080150009A1

    公开(公告)日:2008-06-26

    申请号:US11743085

    申请日:2007-05-01

    申请人: Jian Chen

    发明人: Jian Chen

    IPC分类号: H01L29/792 H01L21/336

    摘要: Methods and apparatuses for electronic devices such as non-volatile memory devices are described. The memory devices include a multi-layer control dielectric, such as a double or triple layer. The multi-layer control dielectric includes a combination of high-k dielectric materials such as aluminum oxide (Al2O3), hafnium oxide (HfO2), and/or hybrid films of hafnium aluminum oxide. The multi-layer control dielectric provides enhanced characteristics, including increased charge retention, enhanced memory program/erase window, improved reliability and stability, with feasibility for single or multistate (e.g., two, three or four bit) operation.

    摘要翻译: 描述诸如非易失性存储器件的电子设备的方法和装置。 存储器件包括多层控制电介质,例如双层或三层。 多层控制电介质包括高k电介质材料的组合,例如氧化铝(Al 2 O 3 O 3),氧化铪(HfO 2 O 3) SUB>)和/或铪铝氧化物的混合膜。 多层控制电介质提供增强的特性,包括增加的电荷保留,增强的存储器编程/擦除窗口,改进的可靠性和稳定性,具有单或多(例如二,三或四位)操作的可行性。