公开(公告)号：US10715139B2

公开(公告)日：2020-07-14

申请号：US16120836

申请日：2018-09-04

Applicant: Advanced Micro Devices, Inc.

Inventor： Rajesh Mangalore Anand ,  Jagadeesh Anathahalli Singrigowda ,  Girish Anathahalli Singrigowda ,  Prasant Kumar Vallur

IPC: H03K19/003 ,  H03K17/687

Abstract: Driver and pre-driver circuitry operate in an integrated circuit with two supply voltages. In one form, a reference voltage generation circuit is operable to respond to varying voltage supply conditions in which a driver may be subject to over voltage effects by generating a reference voltage based the first supply voltage when the second supply voltage is not available, and based on the second supply voltage when the first supply voltage is not available. A first drive signal generation circuit drives a pull-up transistor gate based on a data signal, varying the gate voltage between the second supply voltage and the reference voltage. A second drive signal generation circuit drives a pull-down transistor gate with a signal varying between the second supply voltage minus the reference voltage, and zero volts. In one form, certain gate-source voltages in the driver are maintained to be equal.

公开(公告)号：US20210409020A1

公开(公告)日：2021-12-30

申请号：US17081540

申请日：2020-10-27

Applicant: Advanced Micro Devices, Inc.

Inventor： Jagadeesh Anathahalli Singrigowda ,  Ashish Sahu ,  Rajesh Mangalore Anand ,  Aniket Bharat Waghide ,  Girish Anathahalli Singrigowda ,  Prasant Kumar Vallur

IPC: H03K17/687 ,  H03K19/0948 ,  H03K19/0185 ,  H03K19/003 ,  H03K17/0812 ,  G01R19/165 ,  G05F3/20

Abstract: A driver circuit drives a high voltage I/O interface using stacked low voltage devices in the pull-up and pull-down portions of the driver. The transistor closest to the PAD in the pull-up portion receives a dynamically adjusted gate bias voltage adjusted based on the value of the data supplied to the output circuit and the transistor in the pull-down portion closest to the PAD receives the same dynamically adjusted gate bias voltage. The transistors closest to the power supply nodes receive gate voltages that are level shifted from the core voltage levels of the data supplied to the output circuit. The transistors in the middle of the pull-up and pull-down transistor stacks receive respective static gate voltages. The bias voltages are selected such that the gate-drain, source-drain, and gate-source voltages of the transistors in the output circuit do not exceed the voltage tolerance levels of the low voltage devices.

公开(公告)号：US20200076429A1

公开(公告)日：2020-03-05

申请号：US16120836

申请日：2018-09-04

Applicant: Advanced Micro Devices, Inc.

Inventor： Rajesh Mangalore Anand ,  Jagadeesh Anathahalli Singrigowda ,  Girish Anathahalli Singrigowda ,  Prasant Kumar Vallur

IPC: H03K17/687 ,  H03K19/003

Abstract: Driver and pre-driver circuitry operate in an integrated circuit with two supply voltages. In one form, a reference voltage generation circuit is operable to respond to varying voltage supply conditions in which a driver may be subject to over voltage effects by generating a reference voltage based the first supply voltage when the second supply voltage is not available, and based on the second supply voltage when the first supply voltage is not available. A first drive signal generation circuit drives a pull-up transistor gate based on a data signal, varying the gate voltage between the second supply voltage and the reference voltage. A second drive signal generation circuit drives a pull-down transistor gate with a signal varying between the second supply voltage minus the reference voltage, and zero volts. In one form, certain gate-source voltages in the driver are maintained to be equal.

公开(公告)号：US20230095805A1

公开(公告)日：2023-03-30

申请号：US17487569

申请日：2021-09-28

Applicant: ADVANCED MICRO DEVICES, INC.

Inventor： Rajesh Mangalore Anand ,  Prasant Kumar Vallur ,  Piyush Gupta ,  Girish Anathahalli Singrigowda ,  Jagadeesh Anathahalli Singrigowda

IPC: H03K19/17788 ,  H03K19/003 ,  H03K19/0185

Abstract: Systems and techniques for applying voltage biases to gates of driver circuitry of an integrated circuit (IC) based on a detected bus voltage, IC supply voltage, or both are used to mitigate Electrical Over-Stress (EOS) issues in components of the driver circuitry caused, for instance, by high bus voltages in serial communication systems relative to maximum operating voltages of those components. A driver bias generator selectively applies bias voltages at gates of transistors of a stacked driver structure of an IC to prevent the voltage drop across any given transistor of the stacked driver structure from exceeding a predetermined threshold associated with the maximum operating voltage range of the transistors.

公开(公告)号：US11463084B1

公开(公告)日：2022-10-04

申请号：US17464009

申请日：2021-09-01

Applicant: Advanced Micro Devices, Inc.

Inventor： Thanapandi Ganesan ,  Prateek Mishra ,  Jagadeesh Anathahalli Singrigowda ,  Dhruvin Devangbhai Shah ,  Animesh Jain ,  Girish Anathahalli Singrigowda

IPC: H03K17/687 ,  H03K5/003

Abstract: A level shifting output circuit converts a signal from a core voltage to an I/O voltage without causing voltage overstress on transistor terminals in the level shifting output circuit. The output circuit includes protection transistors to protect various transistors in the output circuit from overvoltage conditions including those transistors coupled to I/O power supply nodes.

公开(公告)号：US11923852B2

公开(公告)日：2024-03-05

申请号：US17487467

申请日：2021-09-28

Applicant: Advanced Micro Devices, Inc.

Inventor： Prateek Mishra ,  Thanapandi G ,  Jagadeesh Anathahalli Singrigowda ,  Dhruvin Devangbhai Shah ,  Girish Anathahalli Singrigowda ,  Animesh Jain

IPC: H03K3/037 ,  H03K17/081 ,  H03K19/00

CPC classification number: H03K3/037 ,  H03K17/08104 ,  H03K19/0002

Abstract: A voltage level-shifting circuit for an integrated circuit includes an input terminal receiving a voltage signal referenced to an input/output (I/O) voltage level. A transistor overvoltage protection circuit includes a first p-type metal oxide semiconductor (PMOS) transistor includes a source coupled to the second voltage supply, a gate receiving an enable signal, and a drain connected to a central node. A first n-type metal oxide semiconductor (NMOS) transistor includes a drain connected to the central node, a gate connected to the input terminal, and a source connected to an output terminal. A second NMOS transistor includes a drain connected to the input terminal, a gate connected to the central node, and a source connected to the output terminal.

公开(公告)号：US11764789B2

公开(公告)日：2023-09-19

申请号：US17487569

申请日：2021-09-28

Applicant: ADVANCED MICRO DEVICES, INC.

Inventor： Rajesh Mangalore Anand ,  Prasant Kumar Vallur ,  Piyush Gupta ,  Girish Anathahalli Singrigowda ,  Jagadeesh Anathahalli Singrigowda

IPC: H03K19/17788 ,  H03K19/0185 ,  H03K19/003

CPC classification number: H03K19/17788 ,  H03K19/00315 ,  H03K19/00384 ,  H03K19/018507

Abstract: Systems and techniques for applying voltage biases to gates of driver circuitry of an integrated circuit (IC) based on a detected bus voltage, IC supply voltage, or both are used to mitigate Electrical Over-Stress (EOS) issues in components of the driver circuitry caused, for instance, by high bus voltages in serial communication systems relative to maximum operating voltages of those components. A driver bias generator selectively applies bias voltages at gates of transistors of a stacked driver structure of an IC to prevent the voltage drop across any given transistor of the stacked driver structure from exceeding a predetermined threshold associated with the maximum operating voltage range of the transistors.

公开(公告)号：US20230098336A1

公开(公告)日：2023-03-30

申请号：US17487467

申请日：2021-09-28

Applicant: Advanced Micro Devices, Inc.

Inventor： Prateek Mishra ,  Thanapandi G ,  Jagadeesh Anathahalli Singrigowda ,  Dhruvin Devangbhai Shah ,  Girish Anathahalli Singrigowda ,  Animesh Jain

IPC: H03K3/037 ,  H03K17/081 ,  H03K19/00

Abstract: A voltage level-shifting circuit for an integrated circuit includes an input terminal receiving a voltage signal referenced to an input/output (PO) voltage level. A transistor overvoltage protection circuit includes a first p-type metal oxide semiconductor (PMOS) transistor includes a source coupled to the second voltage supply, a gate receiving an enable signal, and a drain connected to a central node. A first n-type metal oxide semiconductor (NMOS) transistor includes a drain connected to the central node, a gate connected to the input terminal, and a source connected to an output terminal. A second NMOS transistor includes a drain connected to the input terminal, a gate connected to the central node, and a source connected to the output terminal.

公开(公告)号：US12231120B1

公开(公告)日：2025-02-18

申请号：US17855562

申请日：2022-06-30

Applicant: Advanced Micro Devices, Inc.

Inventor： Jagadeesh Anathahalli Singrigowda ,  Girish A S ,  Aniket Bharat Waghide ,  Prasant Kumar Vallur

IPC: H03K19/00 ,  G06F1/3203 ,  G06F1/3212 ,  G06F1/3234 ,  G06F1/3296 ,  G06K15/00 ,  H03K3/037 ,  H03K19/17736

Abstract: A disclosed method for improving latency or power consumption may include (i) receiving, at a power-state processing circuit, a power-state signal indicating whether a processing unit is entering a low-power-state, (ii) transmitting, in response to the power-state signal indicating that the processing unit is entering the low-power-state, a control signal from the power-state processing circuit to a latching circuit, and (iii) storing, by the latching circuit and in response to the control signal, a state of an input/output pad that is coupled to the processing unit. Various other apparatuses, systems, and methods are also disclosed.

公开(公告)号：US11569819B1

公开(公告)日：2023-01-31

申请号：US17486466

申请日：2021-09-27

Applicant: Advanced Micro Devices, Inc.

Inventor： Dhruvin Devangbhai Shah ,  Jagadeesh Anathahalli Singrigowda ,  Girish Anathahalli Singrigowda ,  Prasant Kumar Vallur

IPC: H03K19/00 ,  H03K19/0185 ,  H03K3/356 ,  H03K19/003 ,  H03K3/012

Abstract: A high-voltage tolerant circuit includes a first level shifter responsive to an input signal having a first logic high voltage and a first logic low voltage for providing a first intermediate signal having the first logic high voltage and a second logic low voltage referenced to a second reference voltage higher than the first logic low voltage, a second level shifter responsive to the input signal for providing a second intermediate signal having a second logic high voltage referenced to a first reference voltage lower than the first logic high voltage, and the first logic low voltage, an output stage responsive to the first and second intermediate signals for providing an output signal having the first logic high voltage and the first logic low voltage, and a reference voltage generation circuit providing the second logic high and second logic low voltages without drawing current from the reference voltage generation circuit.