摘要:
A II-VI semiconductor component is produced with an active layer sequence having at least one II-VI semiconductor layer containing Se and/or S on a substrate. First, an Se-free II-VI interlayer based on BeTe is grown epitaxially on the substrate in an essentially Se-free and S-free first epitaxy chamber. The active layer sequence is then grown epitaxially on the Se-free II-VI semiconductor layer.
摘要:
The invention relates to a II-VI semiconductor component in which, within a series of layers, there is provided at least one junction between a semiconductor layer containing BeTe and a semiconductor layer containing Se. A boundary layer between the semiconductor layer containing BeTe and the semiconductor layer containing Se is prepared in such a way that it forms a Be—Se configuration.
摘要:
Component having an active layer (4), barrier layers (3, 5), and, if appropriate, a buffer layer (2), of which layers at least one contains a beryllium-containing chalcogenide. The active layer is a multiple layer, for example a superlattice made of BeTE/ZnSe or of BeTe/ZnCdSe. When using an active layer of ZnSe on a substrate (1) of Gaps, matching with low electrical resistance is achieved between the III-V materials and the II-VI materials by means of a pseudo-graded buffer layer (2) including a beryllium-containing chalcogenide.
摘要:
A component has an active layer, barrier layers and, if appropriate, a buffer layer and at least one of these layers contains a beryllium-containing chalcogenide. The active layer is a multiple layer, for example a superlattice made of BeTe/ZnSe or of BeTe/ZnCdSe. When using an active layer of ZnSe on a substrate of GaAs, matching with low electrical resistance is achieved between the III-V materials and the II-VI materials by means of a pseudo-graded buffer layer including a beryllium-containing chalcogenide.
摘要:
A semiconductor laser component includes a semiconductor body with an SCH configuration which is suitable for generating an electromagnetic radiation and in which an active layer sequence with a quantum well structure is provided between a first outer cover layer of a first conductivity type and a second outer cover layer of the first conductivity type. A first denatured transition layer of a second conductivity type and a second denatured transition layer the first conductivity type are provided between the active layer sequence and the second outer cover layer.
摘要:
An optoelectronic semiconductor component has a radiation-emitting active layer sequence which is associated with at least one poorly dopable semiconductor layer of a first conductivity type. A heavily doped first degenerated junction layer of a first conductivity type and a heavily doped second degenerated junction layer of a second conductivity type opposite to the first conductivity type are provided between the poorly dopable semiconductor layer and a contact layer of the semiconductor body, the contact layer being associated with the poorly dopable semiconductor layer.
摘要:
An Optoelectronic semiconductor component, in which an active zone is disposed above a semiconductor substrate, and which zone is disposed between at least one first resonator mirror layer and at least one second resonator mirror layer. The first and the second mirror layer each have a semiconductor material of a first conductivity type. At least one first heavily doped junction layer of the first conductivity type and at least one second heavily doped junction layer of a second conductivity type are disposed between the active zone and one of the two mirror layers in such a way that the second heavily doped, degenerate junction layer lies between the active zone and the first heavily doped, degenerate junction layer.
摘要:
A simple and cost-effective manufacturing method for hybrid integrated components including at least one MEMS element, a cap for the micromechanical structure of the MEMS element, and at least one ASIC substrate, using which a high degree of miniaturization may be achieved. The micromechanical structure of the MEMS element and the cap are manufactured in a layered structure, proceeding from a shared semiconductor substrate, by applying at least one cap layer to a first surface of the semiconductor substrate, and by processing and structuring the semiconductor substrate proceeding from its other second surface, to produce and expose the micromechanical MEMS structure. The semiconductor substrate is then mounted with the MEMS-structured second surface on the ASIC substrate.
摘要:
A manufacturing method for a cap, for a hybrid vertically integrated component having a MEMS component a relatively large cavern volume having a low cavern internal pressure, and a reliable overload protection for the micromechanical structure of the MEMS component. A cap structure is produced in a flat cap substrate in a multistep anisotropic etching, and includes at least one mounting frame having at least one mounting surface and a stop structure, on the cap inner side, having at least one stop surface, the surface of the cap substrate being masked for the multistep anisotropic etching with at least two masking layers made of different materials, and the layouts of the masking layers and the number and duration of the etching steps being selected so that the mounting surface, the stop surface, and the cap inner side are situated at different surface levels of the cap structure.
摘要:
A component system includes at least one MEMS element, a cap for a micromechanical structure of the MEMS element, and at least one ASIC substrate. The micromechanical structure of the MEMS element is implemented in the functional layer of an SOI wafer. The MEMS element is mounted face down, with the structured functional layer on the ASIC substrate, and the cap is implemented in the substrate of the SOI wafer. The ASIC substrate includes a starting substrate provided with a layered structure on both sides. At least one circuit level is implemented in each case both in the MEMS-side layered structure and in the rear-side layered structure of the ASIC substrate. In the ASIC substrate, at least one ASIC through contact is implemented which electrically contacts at least one circuit level of the rear-side layered structure and/or at least one circuit level of the MEMS-side layered structure.