PROTECTIVE BILAYER INNER SPACER FOR NANOSHEET DEVICES

    公开(公告)号:US20210305410A1

    公开(公告)日:2021-09-30

    申请号:US17346798

    申请日:2021-06-14

    摘要: A method for manufacturing a semiconductor device includes forming a plurality of first semiconductor layers alternately stacked with a plurality of second semiconductor layers on a semiconductor substrate, and laterally recessing the plurality of first semiconductor layers with respect to the plurality of second semiconductor layers to form a plurality of vacant areas on lateral sides of the plurality of first semiconductor layers. In the method, a plurality of first inner spacers are formed on the lateral sides of the plurality of first semiconductor layers in respective ones of the plurality of vacant areas, and a plurality of second inner spacers are formed on sides of the plurality of first inner spacers in the respective ones of the plurality of vacant areas. The method also includes laterally recessing the plurality of second semiconductor layers, and growing a plurality of source/drain regions from the plurality of second semiconductor layers.

    PROTECTIVE BILAYER INNER SPACER FOR NANOSHEET DEVICES

    公开(公告)号:US20210028297A1

    公开(公告)日:2021-01-28

    申请号:US16518153

    申请日:2019-07-22

    摘要: A method for manufacturing a semiconductor device includes forming a plurality of first semiconductor layers alternately stacked with a plurality of second semiconductor layers on a semiconductor substrate, and laterally recessing the plurality of first semiconductor layers with respect to the plurality of second semiconductor layers to form a plurality of vacant areas on lateral sides of the plurality of first semiconductor layers. In the method, a plurality of first inner spacers are formed on the lateral sides of the plurality of first semiconductor layers in respective ones of the plurality of vacant areas, and a plurality of second inner spacers are formed on sides of the plurality of first inner spacers in the respective ones of the plurality of vacant areas. The method also includes laterally recessing the plurality of second semiconductor layers, and growing a plurality of source/drain regions from the plurality of second semiconductor layers.

    VERTICAL FET REPLACEMENT GATE FORMATION WITH VARIABLE FIN PITCH

    公开(公告)号:US20230086960A1

    公开(公告)日:2023-03-23

    申请号:US17479145

    申请日:2021-09-20

    IPC分类号: H01L27/088 H01L21/8234

    摘要: A semiconductor structure includes a first set of fins and a second set of fins, a dielectric pillar disposed between the first set of fins and the second set of fins, a bottom source/drain (S/D) region directly contacting a bottom surface of the first and second set of fins, and a top S/D region directly contacting a top surface of the first and second set of fins. A high-k metal gate (HKMG) is disposed between fins of the first set of fins and between fins of the second set of fins. The HKMG directly contacts sidewalls of the dielectric pillar. A width of the HKMG between the first set of fins is equal to a width of the HKMG between the second set of fins.

    Wrap around contact process margin improvement with early contact cut

    公开(公告)号:US11227923B2

    公开(公告)日:2022-01-18

    申请号:US16797020

    申请日:2020-02-21

    摘要: A method is presented for forming a wrap around contact. The method includes forming a p-type epitaxial region and an n-type epitaxial region over a substrate, forming a dielectric pillar between the p-type epitaxial region and the n-type epitaxial region, depositing sacrificial liners around both the p-type epitaxial region and the n-type epitaxial region, and depositing an inter-layer dielectric (ILD). The method further includes forming trenches in the ILD extending into the sacrificial liners, wherein the trenches are vertically aligned with the p-type epitaxial region and the n-type epitaxial region, removing the sacrificial liners to define irregular-shaped openings exposing the p-type epitaxial region and the n-type epitaxial region, and filling the irregular-shaped openings with a conductive material defining the wrap around contact.