MICROELECTRONIC PACKAGE AND METHOD OF MANUFACTURING SAME
    1.
    发明申请
    MICROELECTRONIC PACKAGE AND METHOD OF MANUFACTURING SAME 审中-公开
    微电子封装及其制造方法

    公开(公告)号:US20110318850A1

    公开(公告)日:2011-12-29

    申请号:US13225745

    申请日:2011-09-06

    IPC分类号: H01L21/66

    摘要: A microelectronic package includes a first substrate (120) having a first surface area (125) and a second substrate (130) having a second surface area (135). The first substrate includes a first set of interconnects (126) having a first pitch (127) at a first surface (121) and a second set of interconnects (128) having a second pitch (129) at a second surface (222). The second substrate is coupled to the first substrate using the second set of interconnects and includes a third set of interconnects (236) having a third pitch (237) and internal electrically conductive layers (233, 234) connected to each other with a microvia (240). The first pitch is smaller than the second pitch, the second pitch is smaller than the third pitch, and the first surface area is smaller than the second surface area.

    摘要翻译: 微电子封装包括具有第一表面区域(125)的第一衬底(120)和具有第二表面区域(135)的第二衬底(130)。 第一衬底包括在第一表面处具有第一间距(127)的第一组互连(126)和在第二表面(222)处具有第二间距(129)的第二组互连(128)。 第二衬底使用第二组互连件耦合到第一衬底,并且包括具有第三间距(237)和第三组互连(236)的第三组互连(236),并且内部导电层(233,234)以微孔( 240)。 第一间距小于第二间距,第二间距小于第三间距,第一表面积小于第二表面积。

    Microelectronic package and method of manufacturing same
    2.
    发明申请
    Microelectronic package and method of manufacturing same 有权
    微电子封装及其制造方法相同

    公开(公告)号:US20110101516A1

    公开(公告)日:2011-05-05

    申请号:US12590138

    申请日:2009-11-03

    IPC分类号: H01L23/10 H01L21/00 H01L21/66

    摘要: A microelectronic package includes a first substrate (120) having a first surface area (125) and a second substrate (130) having a second surface area (135). The first substrate includes a first set of interconnects (126) having a first pitch (127) at a first surface (121) and a second set of interconnects (128) having a second pitch (129) at a second surface (222). The second substrate is coupled to the first substrate using the second set of interconnects and includes a third set of interconnects (236) having a third pitch (237) and internal electrically conductive layers (233, 234) connected to each other with a microvia (240). The first pitch is smaller than the second pitch, the second pitch is smaller than the third pitch, and the first surface area is smaller than the second surface area.

    摘要翻译: 微电子封装包括具有第一表面区域(125)的第一衬底(120)和具有第二表面区域(135)的第二衬底(130)。 第一衬底包括在第一表面处具有第一间距(127)的第一组互连(126)和在第二表面(222)处具有第二间距(129)的第二组互连(128)。 第二衬底使用第二组互连件耦合到第一衬底,并且包括具有第三间距(237)和第三组互连(236)的第三组互连(236),并且内部导电层(233,234)以微孔( 240)。 第一间距小于第二间距,第二间距小于第三间距,第一表面积小于第二表面积。