SEMICONDUCTOR DEVICE, SEMICONDUCTOR MEMORY DEVICE, AND METHOD FOR MANUFACTURING SEMICONDUCTOR DEVICE

    公开(公告)号:US20230090044A1

    公开(公告)日:2023-03-23

    申请号:US17687407

    申请日:2022-03-04

    Abstract: A semiconductor device of an embodiment includes a first electrode, a second electrode, a first oxide semiconductor layer between the first electrode and the second electrode, the first oxide semiconductor layer containing in, Zn, and a first metal element, and the first metal element being at least one metal of Ga, Mg, or Mn, a second oxide semiconductor layer between the first oxide semiconductor layer and the second electrode, the second oxide semiconductor layer containing In, Zn, and the first metal element, a third oxide semiconductor layer between the first oxide semiconductor layer and the second oxide semiconductor layer, the third oxide semiconductor layer containing in, Zn, and a second metal element, the second metal element being at least one metal of Al, Hf, La, Sn, Ta, Ti, W, Y, or Zr, a gate electrode facing the third oxide semiconductor layer, and a gate insulating.

    SEMICONDUCTOR STORAGE DEVICE AND METHOD OF MANUFACTURING THE SAME

    公开(公告)号:US20240074172A1

    公开(公告)日:2024-02-29

    申请号:US18181821

    申请日:2023-03-10

    CPC classification number: H10B41/27 H10B43/27

    Abstract: In one embodiment, a semiconductor storage device includes a lower electrode layer, a lower insulator, an upper electrode layer and an upper insulator along a first direction. The device further includes a first insulator provided on a side of a second direction of the upper electrode layer, and a second insulator provided between the upper electrode layer and the lower/upper/first insulator. The device further includes a charge storage layer, a third insulator and a semiconductor layer sequentially provided on a side of the second direction of the first insulator. A side face of the first insulator on a side of the upper electrode layer has a convex shape, the charge storage layer includes a first portion having a first thickness, and a second portion having a second thickness less than the first thickness, and the first portion is in contact with the first insulator.

    SEMICONDUCTOR DEVICE AND SEMICONDUCTOR MEMORY DEVICE

    公开(公告)号:US20210305431A1

    公开(公告)日:2021-09-30

    申请号:US17022328

    申请日:2020-09-16

    Abstract: A semiconductor device of an embodiment includes a first electrode, a second electrode, a first metallic region provided between the first electrode and the second electrode and includes at least one metallic element selected from the group consisting of indium (In), gallium (Ga), zinc (Zn), aluminum (Al), magnesium (Mg), manganese (Mn), titanium (Ti), tungsten (W), molybdenum (Mo), and tin (Sn), a second metallic region provided between the first metallic region and the second electrode and includes the at least one metallic element, a semiconductor region provided between the first metallic region and the second metallic region and includes the at least one metallic element and oxygen (O), an insulating region provided between the first metallic region and the second metallic region and is surrounded by the semiconductor region, a gate electrode surrounding the semiconductor region, and a gate insulating layer provided between the semiconductor region and the gate electrode.

    SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING SAME

    公开(公告)号:US20230164998A1

    公开(公告)日:2023-05-25

    申请号:US17887766

    申请日:2022-08-15

    CPC classification number: H01L27/11582 H01L29/513 H01L29/40117

    Abstract: A semiconductor device includes a plurality of electrode layers separated from each other in a first direction, a charge storage layer provided on side surfaces of the plurality of electrode layers via a first insulating film, and a semiconductor layer provided on a side surface of the charge storage layer via a second insulating film. The charge storage layer includes a location having a fluorine concentration of 5.0 x 1018 atoms/cm3. or less. A fluorine concentration at an interface between the charge storage layer and the second insulating film is 10 times or more or 1 / 10 or less of a fluorine concentration at an interface between the charge storage layer and the first insulating film.

Patent Agency Ranking