Inductor and Manufacturing Method Thereof
    1.
    发明申请
    Inductor and Manufacturing Method Thereof 有权
    电感和制造方法

    公开(公告)号:US20110080247A1

    公开(公告)日:2011-04-07

    申请号:US12895915

    申请日:2010-10-01

    IPC分类号: H01F17/04 H01F41/00

    摘要: An inductor includes a core substrate including minute column-like electrical conductors extending between a front surface and a back surface of the core substrate. Each column-like electrical conductor is insulated from adjacent column-like electrical conductors by being surrounded by an insulating material. Insulation layers are formed on the front surface and the back surface of the core substrate, respectively. At least two connection electrical conductors extend through each of the insulation layers. Each connection electrical conductor is electrically connected to a plurality of the column-like electrical conductors. Wirings are formed on each of the insulation layers to connect said connection electrical conductors to each other electrically. The wirings, the connection electrical conductors and the column-like electrical conductors are connected to form a coil in a three-dimensional manner.

    摘要翻译: 电感器包括芯基板,其包括在芯基板的前表面和后表面之间延伸的微小列状电导体。 每个柱状电导体被绝缘材料包围,与相邻的柱状电导体绝缘。 绝缘层分别形成在芯基板的前表面和后表面上。 至少两个连接电导体延伸穿过每个绝缘层。 每个连接电导体电连接到多个柱状电导体。 在每个绝缘层上形成布线,以将所述连接电导体彼此电连接。 连线,连接电导体和列状电导体被连接以形成三维方式的线圈。

    Inductor and manufacturing method thereof
    2.
    发明授权
    Inductor and manufacturing method thereof 有权
    电感及其制造方法

    公开(公告)号:US08134444B2

    公开(公告)日:2012-03-13

    申请号:US12895915

    申请日:2010-10-01

    IPC分类号: H01F17/04 H01R4/58

    摘要: An inductor includes a core substrate including minute column-like electrical conductors extending between a front surface and a back surface of the core substrate. Each column-like electrical conductor is insulated from adjacent column-like electrical conductors by being surrounded by an insulating material. Insulation layers are formed on the front surface and the back surface of the core substrate, respectively. At least two connection electrical conductors extend through each of the insulation layers. Each connection electrical conductor is electrically connected to a plurality of the column-like electrical conductors. Wirings are formed on each of the insulation layers to connect said connection electrical conductors to each other electrically. The wirings, the connection electrical conductors and the column-like electrical conductors are connected to form a coil in a three-dimensional manner.

    摘要翻译: 电感器包括芯基板,其包括在芯基板的前表面和后表面之间延伸的微小列状电导体。 每个柱状电导体被绝缘材料包围,与相邻的柱状电导体绝缘。 绝缘层分别形成在芯基板的前表面和后表面上。 至少两个连接电导体延伸穿过每个绝缘层。 每个连接电导体电连接到多个柱状电导体。 在每个绝缘层上形成布线,以将所述连接电导体彼此电连接。 连线,连接电导体和列状电导体被连接以形成三维方式的线圈。

    Light Source, Method for Controlling Light Source, and Method for Replacing Light Source
    4.
    发明申请
    Light Source, Method for Controlling Light Source, and Method for Replacing Light Source 审中-公开
    光源,光源控制方法及更换光源的方法

    公开(公告)号:US20070237195A1

    公开(公告)日:2007-10-11

    申请号:US11696817

    申请日:2007-04-05

    申请人: Kazunari Sekigawa

    发明人: Kazunari Sekigawa

    IPC分类号: H01S3/13 H01S5/00

    摘要: In a light source constructed from a plurality of laser diodes, the overall light output of the light source is controlled based on calibration data which is generated for each pair consisting of any one of the plurality of laser diodes and a dedicated control board for controlling the light output of the one laser diode, and which defines a correspondence between the control value for driving the control board and the value of the light output of the laser diode measured when the control board is driven based on the control value, and when replacing a designated one of the laser diodes in the light source, the designated laser diode and its dedicated control board are replaced together with the corresponding calibration data.

    摘要翻译: 在由多个激光二极管构成的光源中,基于对于由多个激光二极管中的任何一个组成的每一对生成的校准数据和用于控制该多个激光二极管的专用控制板来控制光源的整体光输出 一个激光二极管的光输出,并且其定义用于驱动控制板的控制值与基于控制值驱动控制板时测量的激光二极管的光输出的值之间的对应关系,并且当更换 指定光源中的激光二极管之一,将指定的激光二极管及其专用控制板与相应的校准数据一起替换。

    Transistor device drive circuit
    5.
    发明授权
    Transistor device drive circuit 失效
    晶体管驱动电路

    公开(公告)号:US5144514A

    公开(公告)日:1992-09-01

    申请号:US541832

    申请日:1990-06-21

    CPC分类号: H03K17/567 H03K17/0828

    摘要: A semiconductor device drive circuit is provided for turning on and off a semiconductor device that comprises a main static induction transistor and a sense static induction transistor. The drive circuit comprisees a first current source having one terminal connected to a power supply and its other terminal connected to said main static induction transistor, a second current source having one terminal connected to the power supply and its other terminal connected to said sense static induction transistor, a third current source having terminal connected to the power supply and its other terminal connected to the first current source, and a fourth current source having one terminal connected to the power supply and its other terminal connected to the second current source. The drive circuit also has comparing and control means for turning the first and second current sources on to apply a bias when the semiconductor device is to be turned on and for turning off the first and second current sources and turning on the third and fourth current sources when a voltage obtained by sensing a current flowing through the sense static induction transistor is higher than a specific voltage.

    摘要翻译: 提供半导体器件驱动电路,用于接通和断开包括主静电感应晶体管和感测静态感应晶体管的半导体器件。 该驱动电路包括一个第一电流源,一个端子连接到电源,而另一个端子连接到所述主静电感应晶体管;第二电流源,其一个端子连接到电源,其另一个端子连接到所述感测静电感应 晶体管,具有连接到所述电源的端子的第三电流源,以及连接到所述第一电流源的另一端子的第三电流源,以及连接到所述电源及其另一端子连接到所述第二电流源的一个端子的第四电流源。 驱动电路还具有比较和控制装置,用于在半导体器件要接通时转动第一和第二电流源以施加偏压,并且用于关闭第一和第二电流源并接通第三和第四电流源 当通过感测流过感测静电感应晶体管的电流获得的电压高于特定电压时。

    Wiring forming system and wiring forming method for forming wiring on wiring board
    6.
    发明申请
    Wiring forming system and wiring forming method for forming wiring on wiring board 审中-公开
    用于在布线板上形成布线的布线形成系统和布线形成方法

    公开(公告)号:US20110106287A1

    公开(公告)日:2011-05-05

    申请号:US12929169

    申请日:2011-01-05

    IPC分类号: G06F19/00

    摘要: A wiring forming system comprises: maskless exposure unit which directly exposes an unexposed board by using exposure data generated based on design data relating to an wiring board; post-development inspect unit which tests the board after development, by using the exposure data and the image data of the board exposed and developed by the maskless exposure unit; etching unit which etches the developed board; and post-etching inspect unit which tests an etching pattern formed on the etched board, by using etching inspect data generated based on the design data and the image data of the board etched by the etching unit.

    摘要翻译: 布线形成系统包括:无掩模曝光单元,其通过使用基于与布线板相关的设计数据生成的曝光数据来直接曝光未曝光的印刷电路板; 开发后检查单元,通过使用曝光数据和由无掩模曝光单元曝光和显影的板的图像数据进行开发后测试板; 蚀刻单元,蚀刻开发板; 以及蚀刻后检查单元,其通过使用基于设计数据生成的蚀刻检查数据和由蚀刻单元蚀刻的板的图像数据来测试形成在蚀刻板上的蚀刻图案。

    Exposure apparatus and exposure method for performing high-speed and efficient direct exposure
    8.
    发明授权
    Exposure apparatus and exposure method for performing high-speed and efficient direct exposure 有权
    用于进行高速直接曝光的曝光装置和曝光方法

    公开(公告)号:US07262832B2

    公开(公告)日:2007-08-28

    申请号:US11259810

    申请日:2005-10-26

    申请人: Kazunari Sekigawa

    发明人: Kazunari Sekigawa

    IPC分类号: G03B27/54 G03B27/42

    摘要: In an exposure apparatus, in which exposure data necessary for direct exposure is sequentially supplied to an exposure engine having a plurality of exposure devices and, based on the supplied exposure data, the exposure engine forms an exposure pattern on an exposure target substrate which moves relative to the exposure engine, lights respectively produced from the exposure device groups based on the identical exposure data supplied to each of the plurality of exposure device groups, are projected via optics so as to be superimposed one on top of another on the same area on the exposure target substrate.

    摘要翻译: 在曝光装置中,其中直接曝光所需的曝光数据被顺序提供给具有多个曝光装置的曝光引擎,并且基于所提供的曝光数据,曝光引擎在曝光目标基板上形成相对于相对移动的曝光图案 对于曝光引擎,基于提供给多个曝光装置组中的每一个的相同的曝光数据,从曝光装置组分别产生的光通过光学元件投影,以便在另一个上叠加在另一个上的相同区域上 曝光目标基板。

    Method for designing a layout of a large scale integrated (LSI) circuit and a recording medium incorporating therein a program for such data processing
    9.
    发明授权
    Method for designing a layout of a large scale integrated (LSI) circuit and a recording medium incorporating therein a program for such data processing 失效
    用于设计大规模集成(LSI)电路的布局的方法和其中并入有用于这种数据处理的程序的记录介质

    公开(公告)号:US06463569B1

    公开(公告)日:2002-10-08

    申请号:US09598497

    申请日:2000-06-22

    申请人: Kazunari Sekigawa

    发明人: Kazunari Sekigawa

    IPC分类号: G06F1750

    CPC分类号: G06F17/5068

    摘要: The present invention provides a method of data processing for calculating and storing in a memory to deform a data structure of layout designing data in which cells having geometry information and also having reference information to refer to geometry information of another cell are hierarchically combined with each other.

    摘要翻译: 本发明提供一种数据处理方法,用于计算和存储在存储器中以使布局设计数据的数据结构变形,其中具有几何信息的单元以及具有参考信息以引用另一个单元的几何信息彼此分层结合 。