-
公开(公告)号:US20240155767A1
公开(公告)日:2024-05-09
申请号:US18379371
申请日:2023-10-12
Applicant: Micron Technology, Inc.
Inventor: Quang Nguyen , Christopher Glancey , Koustav Sinha
CPC classification number: H05K1/116 , H05K3/4038 , H01L24/16 , H01L2224/16227
Abstract: A semiconductor device assembly is provided. The assembly includes a substrate having a first layer with a first contact and a second layer with a second contact. A via that includes a first conductive material electrically couples the first contact and the second contact. A second conductive material having a lower melting point than the first conductive material is disposed at least partially between the via and the second contact. When a crack occurs between the via and the second contact, the second conductive material may be heated to fill the crack. Thus, the techniques, apparatuses, and systems disclosed herein may provide a repairable substrate.
-
2.
公开(公告)号:US20230290738A1
公开(公告)日:2023-09-14
申请号:US17691017
申请日:2022-03-09
Applicant: Micron Technology, Inc.
Inventor: Quang Nguyen , Christopher Glancey , Koustav Sinha
IPC: H01L23/00 , H01L25/065 , H01L21/48
CPC classification number: H01L23/562 , H01L25/0655 , H01L24/16 , H01L21/4853 , H01L2224/16227 , H01L2924/1434 , H01L2924/172 , H01L2924/17724 , H01L2924/17747 , H01L2924/3511
Abstract: Semiconductor systems having anti-warpage frames (and associated systems, devices, and methods) are described herein. In one embodiment, a semiconductor system includes (a) a printed circuit board (PCB) having a first side and a second side opposite the first side, and (b) at least one memory device attached to the PCB at the first side of the PCB. The semiconductor system further includes a frame structure attached to the PCB at the first side of the PCB and proximate the at least one memory device. The frame structure can be configured to resist warpage of the PCB, for example, when the semiconductor system is heated to attach the at least one memory device to the PCB.
-
公开(公告)号:US20220122958A1
公开(公告)日:2022-04-21
申请号:US17566397
申请日:2021-12-30
Applicant: Micron Technology, Inc.
Inventor: Quang Nguyen , Christopher Glancey , Shams U Arifeen , Koustav Sinha
Abstract: Various embodiments described herein provide for printed circuit boards with one or more spaces for embedding components, which can be used to implement a memory sub-system.
-
公开(公告)号:US20220085002A1
公开(公告)日:2022-03-17
申请号:US17023037
申请日:2020-09-16
Applicant: Micron Technology, Inc.
Inventor: Quang Nguyen , Christopher Glancey , Shams U Arifeen , Koustav Sinha
Abstract: Various embodiments described herein provide for printed circuit boards with one or more spaces for embedding components, which can be used to implement a memory sub-system.
-
公开(公告)号:US20250014959A1
公开(公告)日:2025-01-09
申请号:US18737817
申请日:2024-06-07
Applicant: Micron Technology, Inc.
Inventor: Manish Nayini , Koustav Sinha , Christopher Glancey , Quang Nguyen
IPC: H01L23/31 , H01L21/56 , H01L23/00 , H01L23/498 , H01L25/10
Abstract: A microelectronic device includes a semiconductor die operatively coupled to a base structure. The device further includes an encapsulant substantially surrounding the semiconductor die. The device also includes one or more recesses vertically extending from an upper surface of the encapsulant to one or more locations at or proximate to an upper surface of the base structure.
-
公开(公告)号:US20240117855A1
公开(公告)日:2024-04-11
申请号:US17962927
申请日:2022-10-10
Applicant: Micron Technology, Inc.
Inventor: Kaleb A. Wilson , Bradley R. Bitz , Mark A. Tverdy , Quang Nguyen , Christopher Glancey , Jagadeesh B. Ginjupalli , Pridhvi Dandu
CPC classification number: F16F15/04 , H05K5/0217 , F16F2226/04 , F16F2226/042
Abstract: Apparatuses, systems, and methods for a damper for a printed circuit board assembly (PCBA). One example apparatus can include a PCBA of a solid state drive (SSD) and a damper configured to contact the PCBA, contact an enclosure of the SSD, and damp shock impulses applied to the SSD.
-
7.
公开(公告)号:US20230335522A1
公开(公告)日:2023-10-19
申请号:US18212665
申请日:2023-06-21
Applicant: Micron Technology, Inc.
Inventor: Shams U. Arifeen , Quang Nguyen , Christopher Glancey , Koustav Sinha , Chan H. Yoo
IPC: H01L23/00
CPC classification number: H01L24/13 , H01L24/11 , H01L2224/1147 , H01L2224/13013 , H01L2224/13014 , H01L2224/13078 , H01L2224/13147 , H01L2224/13155 , H01L2924/3512
Abstract: Semiconductor devices having interconnect structures with conductive elements configured to mitigate thermomechanical stresses, and associated systems and methods, are disclosed herein. In one embodiment, a semiconductor package includes a semiconductor die and a pillar structure coupled to the semiconductor die. The pillar structure can include a plurality of conductive elements made of a first conductive material having a first elastic modulus. The pillar structure can further include a continuous region of a second conductive material at least partially surrounding the plurality of conductive elements. The second conductive material can have a second elastic modulus less than the first elastic modulus.
-
8.
公开(公告)号:US20250079371A1
公开(公告)日:2025-03-06
申请号:US18954176
申请日:2024-11-20
Applicant: Micron Technology, Inc.
Inventor: Christopher Glancey , Shams U. Arifeen , Koustav Sinha , Quang Nguyen
IPC: H01L23/00
Abstract: Semiconductor die assemblies with flexible interconnects, and associated methods and systems are disclosed. The semiconductor die assembly includes a package substrate and a semiconductor die attached to the package substrate through the flexible interconnects. The flexible interconnects include one or more rigid sections and one or more flexible sections, each of which is disposed next to the rigid sections. The flexible sections may include malleable materials with relatively low melting temperatures (e.g., having relatively low modulus at elevated temperatures) such that the flexible interconnects can have reduced flexural stiffness during the assembly process. The malleable materials of the flexible interconnects, through plastic deformation in response to stress generated during the assembly process, may facilitate portions of the flexible interconnects to shift so as to reduce transfer of the stress to other parts of the semiconductor die assembly-e.g., circuitry of the semiconductor die.
-
9.
公开(公告)号:US12211814B2
公开(公告)日:2025-01-28
申请号:US18212665
申请日:2023-06-21
Applicant: Micron Technology, Inc.
Inventor: Shams U. Arifeen , Quang Nguyen , Christopher Glancey , Koustav Sinha , Chan H. Yoo
IPC: H01L23/00
Abstract: Semiconductor devices having interconnect structures with conductive elements configured to mitigate thermomechanical stresses, and associated systems and methods, are disclosed herein. In one embodiment, a semiconductor package includes a semiconductor die and a pillar structure coupled to the semiconductor die. The pillar structure can include a plurality of conductive elements made of a first conductive material having a first elastic modulus. The pillar structure can further include a continuous region of a second conductive material at least partially surrounding the plurality of conductive elements. The second conductive material can have a second elastic modulus less than the first elastic modulus.
-
公开(公告)号:US20240407080A1
公开(公告)日:2024-12-05
申请号:US18652581
申请日:2024-05-01
Applicant: Micron Technology, Inc.
Inventor: Quang Nguyen , Koustav Sinha , Christopher Glancey
Abstract: Systems, apparatuses, and methods related to a printed circuit board (PCB) with a plurality of layers are described. Embodiments of the present technology can include low coefficient of thermal expansion (CTE) strips, such as material with a CTE value of less than a threshold level, added into the core layer of the PCB. The added low CTE strips can lower the overall CTE mismatch between the PCB and the mounted components.
-
-
-
-
-
-
-
-
-