中科微点-全球专利检索

  1. Login
  2. Sign Up

Search Results

12 records (took 0.039 seconds)

    Communicating transaction-specific attributes in a peripheral component interconnect express (PCIe) system
    2.
    发明授权
    Communicating transaction-specific attributes in a peripheral component interconnect express (PCIe) system 有权

    公开(公告)号：US10089275B2

    公开(公告)日：2018-10-02

    申请号：US15168574

    申请日：2016-05-31

    Applicant: QUALCOMM Incorporated

    Inventor： Ofer Rosenberg ,  Amit Gil ,  James Lionel Panian ,  Piyush Patel ,  Shaul Yohai Yifrach

    IPC: G06F13/42 ,  G06F13/40 ,  G06F13/16

    Abstract: Communicating transaction-specific attributes in a peripheral component interconnect express (PCIe) system is disclosed. A PCIe system includes a host system and at least one PCIe endpoint. The PCIe endpoint is configured to determine one or more transaction-specific attributes that can improve efficiency and performance of a predefined host transaction. In this regard, in one aspect, the PCIe endpoint encodes the transaction-specific attributes in a transaction layer packet (TLP) prefix of at least one PCIe TLP and provides the PCIe TLP to the host system. In another aspect, a PCIe root complex (RC) in the host system is configured to detect and extract the transaction-specific attributes from the TLP prefix of the PCIe TLP received from the PCIe endpoint. By communicating the transaction-specific attributes in the TLP prefix of the PCIe TLP, it is possible to improve efficiency and performance of the PCIe system without violating the existing PCIe standard.

    EXTENDED MESSAGE SIGNALED INTERRUPTS (MSI) MESSAGE DATA
    3.
    发明申请
    EXTENDED MESSAGE SIGNALED INTERRUPTS (MSI) MESSAGE DATA 审中-公开
    扩展信息信号中断（MSI）消息数据

    公开(公告)号：US20160371208A1

    公开(公告)日：2016-12-22

    申请号：US15184124

    申请日：2016-06-16

    Applicant: QUALCOMM Incorporated

    Inventor： Ofer Rosenberg ,  Amit Gil ,  James Lionel Panian ,  Piyush Patel ,  Shaul Yohai Yifrach

    IPC: G06F13/24 ,  G06F13/42

    Abstract: Extended message signaled interrupts (MSI) data are disclosed. In one aspect, MSI bits are modified to include a system level identifier. In an exemplary aspect, an upper sixteen bits of the MSI message data are modified to be the system level identifier. By providing the system level identifier within the MSI message data, an interrupt controller can verify the interrupt source.

    Abstract translation: 公开了扩展消息信号中断（MSI）数据。 在一个方面，MSI比特被修改为包括系统级标识符。 在示例性方面，MSI消息数据的高16位被修改为系统级标识符。 通过在MSI消息数据内提供系统级标识符，中断控制器可以验证中断源。

    Adaptive quantization for execution of machine learning models
    4.
    发明授权
    Adaptive quantization for execution of machine learning models 有权

    公开(公告)号：US11861467B2

    公开(公告)日：2024-01-02

    申请号：US16810123

    申请日：2020-03-05

    Applicant: QUALCOMM Incorporated

    Inventor： Serag Gadelrab ,  Karamvir Chatha ,  Ofer Rosenberg

    IPC: G06N20/00 ,  G06F11/34 ,  G06N5/04

    CPC classification number: G06N20/00 ,  G06F11/3466 ,  G06N5/04

    Abstract: Certain aspects of the present disclosure provide techniques for adaptively executing machine learning models on a computing device. An example method generally includes receiving weight information for a machine learning model to be executed on a computing device. The received weight information is reduced into quantized weight information having a reduced bit size relative to the received weight information. First inferences using the machine learning model and the received weight information, and second inferences are performed using the machine learning model and the quantized weight information. Results of the first and second inferences are compared, it is determined that results of the second inferences are within a threshold performance level of results of the first inferences, and based on the determination, one or more subsequent inferences are performed using the machine learning model and the quantized weight information.

    COHERENCY DRIVEN ENHANCEMENTS TO A PERIPHERAL COMPONENT INTERCONNECT (PCI) EXPRESS (PCIe) TRANSACTION LAYER
    8.
    发明申请
    COHERENCY DRIVEN ENHANCEMENTS TO A PERIPHERAL COMPONENT INTERCONNECT (PCI) EXPRESS (PCIe) TRANSACTION LAYER 审中-公开
    外围组件互连（PCI）EXPRESS（PCIe）交易层的协同驱动增强

    公开(公告)号：US20160371222A1

    公开(公告)日：2016-12-22

    申请号：US15184181

    申请日：2016-06-16

    Applicant: QUALCOMM Incorporated

    Inventor： Shaul Yohai Yifrach ,  Amit Gil ,  James Lionel Panian ,  Ofer Rosenberg

    IPC: G06F13/42 ,  G06F13/40 ,  G06F12/08

    CPC classification number: G06F13/4282 ,  G06F12/0828 ,  G06F12/1441 ,  G06F13/4022 ,  G06F15/167 ,  G06F21/00 ,  G06F2212/621 ,  G06F2213/0026

    Abstract: Coherency driven enhancements to a PCIe transaction layer are disclosed. In an exemplary aspect, a coherency agent is added to a PCIe system to support a relaxed consistency model for use of memory therein. In particular, endpoints can request ownership of portions of the memory to read from and write to the memory. The coherency agent assigns an address range including the requested portions. The requesting endpoint copies the contents of the memory corresponding to the assigned address range into local endpoint memory to perform read and write operations locally. The owning endpoint may provide an updated snapshot of the copied memory contents upon request. At completion of use of the copied memory contents, or upon request from the coherency agent, ownership of the address range reverts back to the root complex, and the endpoint sends the updated contents back to the address range in the system memory element.

    Abstract translation: 公开了对PCIe事务层的一致性驱动增强。 在示例性方面，将一致性代理添加到PCIe系统以支持用于其中的存储器的松弛一致性模型。 特别地，端点可以请求存储器的部分的所有权从存储器读取和写入存储器。 一致性代理分配包括所请求部分的地址范围。 请求端点将对应于分配的地址范围的内存的内容复制到本地端点存储器中，以在本地执行读写操作。 所拥有的端点可以根据请求提供复制的存储器内容的更新的快照。 在完成使用复制的存储器内容时，或者根据来自一致性代理的请求，地址范围的所有权返回到根复合体，并且端点将更新的内容发送回系统存储器元件中的地址范围。

    COMMUNICATING TRANSACTION-SPECIFIC ATTRIBUTES IN A PERIPHERAL COMPONENT INTERCONNECT EXPRESS (PCIE) SYSTEM
    9.
    发明申请
    COMMUNICATING TRANSACTION-SPECIFIC ATTRIBUTES IN A PERIPHERAL COMPONENT INTERCONNECT EXPRESS (PCIE) SYSTEM 审中-公开
    在外围组件互连显式（PCIE）系统中交流交互特定属性

    公开(公告)号：US20160371221A1

    公开(公告)日：2016-12-22

    申请号：US15168574

    申请日：2016-05-31

    Applicant: QUALCOMM Incorporated

    Inventor： Ofer Rosenberg ,  Amit Gil ,  James Lionel Panian ,  Piyush Patel ,  Shaul Yohai Yifrach

    IPC: G06F13/42 ,  G06F13/40 ,  G06F13/16

    CPC classification number: G06F13/4282 ,  G06F13/1673 ,  G06F13/4022 ,  G06F2213/0026

    Abstract: Communicating transaction-specific attributes in a peripheral component interconnect express (PCIe) system is disclosed. A PCIe system includes a host system and at least one PCIe endpoint. The PCIe endpoint is configured to determine one or more transaction-specific attributes that can improve efficiency and performance of a predefined host transaction. In this regard, in one aspect, the PCIe endpoint encodes the transaction-specific attributes in a transaction layer packet (TLP) prefix of at least one PCIe TLP and provides the PCIe TLP to the host system. In another aspect, a PCIe root complex (RC) in the host system is configured to detect and extract the transaction-specific attributes from the TLP prefix of the PCIe TLP received from the PCIe endpoint. By communicating the transaction-specific attributes in the TLP prefix of the PCIe TLP, it is possible to improve efficiency and performance of the PCIe system without violating the existing PCIe standard.

    Abstract translation: 披露外围组件互连快递（PCIe）系统中的交易特定属性的通信。 PCIe系统包括主机系统和至少一个PCIe端点。 PCIe端点配置为确定可以提高预定义主机事务的效率和性能的一个或多个特定于事务的属性。 在这方面，在一方面，PCIe端点对至少一个PCIe TLP的事务层分组（TLP）前缀中的事务特定属性进行编码，并将PCIe TLP提供给主机系统。 在另一方面，主机系统中的PCIe根复合体（RC）被配置为从PCIe端点接收的PCIe TLP的TLP前缀中检测并提取特定于事务的属性。 通过传递PCIe TLP的TLP前缀中的特定于交易的属性，可以在不违反现有PCIe标准的情况下提高PCIe系统的效率和性能。

Patent Agency Ranking