-
公开(公告)号：US20190042379A1
公开(公告)日：2019-02-07
申请号：US16052108
申请日：2018-08-01
Applicant: Seagate Technology LLC
Inventor： Mehmet Emin Aklik , Ryan James Goss , Antoine Khoueir , Nicholas Odin Lien
IPC: G06F11/20
Abstract: Systems and methods presented herein provide for failure detection and data recovery in a storage system. In one embodiment, a method operable in a storage system comprises locating failures in data blocks in storage area of a storage device, categorizing the failures into block groups, each block group comprising one or more data blocks having failures, and halting input/output (I/O) operations to data blocks in a first of the block groups due to the failures of the first block group. The method also includes detecting additional failures in one or more data blocks of other block groups remaining in the storage area, and determining when to fail the storage area of the storage device based on the detected failures.
-
公开(公告)号：US20190007063A1
公开(公告)日：2019-01-03
申请号：US15639828
申请日：2017-06-30
Applicant: Seagate Technology LLC
Inventor： Nicholas Odin Lien , Jay Allen Sheldon , Ryan James Goss , Ara Patapoutian
CPC classification number: H03M13/1575 , G06F11/1012 , G06F11/1068 , G06F11/1076 , G11C29/52 , H03M13/1108 , H03M13/3707 , H03M13/3723 , H03M13/458 , H03M13/6325
Abstract: Embodiments herein provide for a controller that is operable to soft read a data bit a plurality of times, to generate a bit set for the data bit from the soft reads, to logically operate on the bit set, and to generate a Hamming weight for the data bit based on the logical operation. The Hamming weight has fewer bits than the bit set and is operable to correct the data bit.
-
公开(公告)号：US20170090764A1
公开(公告)日：2017-03-30
申请号：US14871148
申请日：2015-09-30
Applicant: Seagate Technology LLC
Inventor： Nicholas Odin Lien
CPC classification number: G06F12/0246 , G06F21/316 , G06F21/602 , G06F21/79 , G06F2221/2133 , G11C7/1006 , G11C16/10 , G11C16/22 , G11C16/349
Abstract: Method and apparatus for data storage. In some embodiments, a solid-state memory includes an array of non-volatile memory cells arranged into erasable blocks. A register stores a multi-bit sequence value. A controller randomizes input data to be written to a selected erasable block by combining the input data with the multi-bit sequence value shifted by a number of bit locations responsive to an accumulated access count for the selected erasable block.
-
公开(公告)号：US10541034B2
公开(公告)日：2020-01-21
申请号：US15966650
申请日：2018-04-30
Applicant: Seagate Technology LLC
Inventor： Nicholas Odin Lien , Ryan James Goss
Abstract: Systems and methods presented herein provide for computing read voltages for a storage device. In one embodiment, a controller is controller is operable to soft read data from a portion of the storage device, and to iteratively test the soft read data a predetermined number of times. For example, the controller may test the soft read data a number of times by applying a different probability weight to the soft read data each time the soft read data is tested. The controller may then decode the soft read data based on the probability weight, and determine an error metric of the decoded soft read data. Then, the controller determines a read voltage for the portion of the storage device based on the probability weight and the error metric.
-
公开(公告)号：US10417122B2
公开(公告)日：2019-09-17
申请号：US14871148
申请日：2015-09-30
Applicant: Seagate Technology LLC
Inventor： Nicholas Odin Lien
Abstract: Method and apparatus for data storage. In some embodiments, a solid-state memory includes an array of non-volatile memory cells arranged into erasable blocks. A register stores a multi-bit sequence value. A controller randomizes input data to be written to a selected erasable block by combining the input data with the multi-bit sequence value shifted by a number of bit locations responsive to an accumulated access count for the selected erasable block.
-
Patent Agency Ranking
公开(公告)号：US09966147B1
公开(公告)日：2018-05-08
申请号：US15675992
申请日：2017-08-14
Applicant: Seagate Technology LLC
Inventor： Nicholas Odin Lien , Ryan James Goss
CPC classification number: G11C16/26 , G06F13/16 , G11C11/005 , G11C11/1673 , G11C16/0408 , G11C16/0483 , G11C16/349 , G11C29/42 , G11C29/4401 , G11C29/76 , G11C2029/4402
Abstract: Systems and methods presented herein provide for computing read voltages for a storage device. In one embodiment, a controller is controller is operable to soft read data from a portion of the storage device, and to iteratively test the soft read data a predetermined number of times. For example, the controller may test the soft read data a number of times by applying a different probability weight to the soft read data each time the soft read data is tested. The controller may then decode the soft read data based on the probability weight, and determine an error metric of the decoded soft read data. Then, the controller determines a read voltage for the portion of the storage device based on the probability weight and the error metric.
-
公开(公告)号：US20200091937A1
公开(公告)日：2020-03-19
申请号：US16553074
申请日：2019-08-27
Applicant: Seagate Technology LLC
Inventor： Nicholas Odin Lien , Jay Allen Sheldon , Ryan James Goss , Ara Patapoutian
Abstract: Embodiments herein provide for a controller that is operable to soft read a data bit a plurality of times, to generate a bit set for the data bit from the soft reads, to logically operate on the bit set, and to generate a Hamming weight for the data bit based on the logical operation. The Hamming weight has fewer bits than the bit set and is operable to correct the data bit.
-
公开(公告)号：US10396821B2
公开(公告)日：2019-08-27
申请号：US15639828
申请日：2017-06-30
Applicant: Seagate Technology LLC
Inventor： Nicholas Odin Lien , Jay Allen Sheldon , Ryan James Goss , Ara Patapoutian
Abstract: Embodiments herein provide for a controller that is operable to soft read a data bit a plurality of times, to generate a bit set for the data bit from the soft reads, to logically operate on the bit set, and to generate a Hamming weight for the data bit based on the logical operation. The Hamming weight has fewer bits than the bit set and is operable to correct the data bit.
-
公开(公告)号：US09576624B2
公开(公告)日：2017-02-21
申请号：US14319021
申请日：2014-06-30
Applicant: Seagate Technology LLC
Inventor： Nicholas Odin Lien , Ara Patapoutian , Jeffrey J. Pream , Young Pil Kim , David Orrin Sluiter
Abstract: The disclosed technology provides for multi-dimensional data randomization in a memory cell array using circular shifts of an initial scrambling sequence. Data addressed to a first row of a data array is randomized using the initial scrambling sequence and data addressed to each row of the memory cell array is randomized using a scrambling sequence that is equal to a circular shift of the initial sequence.
Abstract translation: 所公开的技术使用初始加扰序列的循环移位在存储器单元阵列中提供多维数据随机化。 使用初始加扰序列对寻址到数据阵列的第一行的数据进行随机化，并且使用等于初始序列的循环移位的加扰序列将寻址到存储器单元阵列的每一行的数据随机化。
-
公开(公告)号：US10979077B2
公开(公告)日：2021-04-13
申请号：US16553074
申请日：2019-08-27
Applicant: Seagate Technology LLC
Inventor： Nicholas Odin Lien , Jay Allen Sheldon , Ryan James Goss , Ara Patapoutian
Abstract: Embodiments herein provide for a controller that is operable to soft read a data bit a plurality of times, to generate a bit set for the data bit from the soft reads, to logically operate on the bit set, and to generate a Hamming weight for the data bit based on the logical operation. The Hamming weight has fewer bits than the bit set and is operable to correct the data bit.
-
-
-
-
-
-
-
-
-
Search Results
12
records
(took 0.013 seconds)
