-
公开(公告)号:US12223904B2
公开(公告)日:2025-02-11
申请号:US18569779
申请日:2022-06-23
Applicant: Semiconductor Energy Laboratory Co., Ltd.
Inventor: Yuki Okamoto , Tatsuya Onuki , Hidetomo Kobayashi , Munehiro Kozuma , Takanori Matsuzaki , Susumu Kawashima , Yutaka Okazaki
IPC: G09G3/3233 , H01L27/088 , H01L27/12
Abstract: The invention of the application is the invention regarding a semiconductor device and a method for driving the semiconductor device. The semiconductor device includes first and second transistors, first to fifth switches, first to third capacitors, and a display element. The first transistor (M2) comprises a back gate, a gate of the first transistor is electrically connected to the first switch (M1), the second switch (M3) and the first capacitor (C1) are positioned between the gate of the first transistor and a source of the first transistor, the back gate of the first transistor is electrically connected to the third switch (M4), the second capacitor (C2) is positioned between the back gate of the first transistor and the source of the first transistor, the source of the first transistor is electrically connected to the fourth switch (M6) and a drain of the second transistor (M5), a gate of the second transistor is electrically connected to the fifth switch (M7), the third capacitor (C3) is positioned between the gate of the second transistor and a source of the second transistor, and the source of the second transistor is electrically connected to the display element (61).
-
公开(公告)号:US12120443B2
公开(公告)日:2024-10-15
申请号:US17793104
申请日:2021-01-08
Applicant: Semiconductor Energy Laboratory Co., Ltd.
Inventor: Yoshiyuki Kurokawa , Munehiro Kozuma , Takeshi Aoki , Takuro Kanemura
IPC: H04N25/74 , H01L27/12 , H01L29/786 , H10B12/00 , H10K39/32
CPC classification number: H04N25/74 , H10K39/32 , H01L27/1207 , H01L27/1225 , H01L27/1255 , H01L29/78648 , H01L29/7869 , H10B12/00
Abstract: A semiconductor device that has low power consumption and is capable of performing a product-sum operation is provided. The semiconductor device includes first and second cells, a first circuit, and first to third wirings. Each of the first and second cells includes a capacitor, and a first terminal of each of the capacitors is electrically connected to the third wiring. Each of the first and second cells has a function of feeding a current based on a potential held at a second terminal of the capacitor, to a corresponding one of the first and second wirings. The first circuit is electrically connected to the first and second wirings and stores currents I1 and I2 flowing through the first and second wirings. When the potential of the third wiring changes and accordingly the amount of current of the first wiring changes from I1 to I3 and the amount of current of the second wiring changes from I2 to I4, the first circuit generates a current with an amount I1−I2−I3+I4. Note that the potential of the third wiring is changed by firstly inputting a reference potential to the third wiring and then inputting a potential based on internal data or a potential based on information obtained by a sensor.
-
公开(公告)号:US11923707B2
公开(公告)日:2024-03-05
申请号:US17293215
申请日:2019-11-06
Applicant: Semiconductor Energy Laboratory Co., Ltd.
Inventor: Shunpei Yamazaki , Takayuki Ikeda , Munehiro Kozuma , Takanori Matsuzaki , Akio Suzuki , Seiya Saito
IPC: H02J7/00
CPC classification number: H02J7/0029 , H02J7/00712
Abstract: A battery protection circuit with a novel configuration and a power storage device including the battery protection circuit are provided. The battery protection circuit includes a switch circuit for controlling charge and discharge of a battery cell; the switch circuit includes a mechanical relay, a first transistor, and a second transistor; the switch circuit has a function of controlling electrical connection between a first terminal and a second terminal; the mechanical relay has a function of breaking electrical connection between the first terminal and the second terminal; the first transistor has a function of supplying first current between the first terminal and the second terminal; the second transistor has a function of supplying second current between the first terminal and the second terminal; and the first current is higher than the second current.
-
公开(公告)号:US11139327B2
公开(公告)日:2021-10-05
申请号:US16591983
申请日:2019-10-03
Applicant: Semiconductor Energy Laboratory Co., Ltd.
Inventor: Yoshiyuki Kurokawa , Takayuki Ikeda , Hikaru Tamura , Munehiro Kozuma , Masataka Ikeda , Takeshi Aoki
IPC: H01L27/146 , H04N5/374 , H04N5/378 , H01L29/786 , H01L31/105 , H04N5/361
Abstract: In a CMOS image sensor in which a plurality of pixels is arranged in a matrix, a transistor in which a channel formation region includes an oxide semiconductor is used for each of a charge accumulation control transistor and a reset transistor which are in a pixel portion. After a reset operation of the signal charge accumulation portion is performed in all the pixels arranged in the matrix, a charge accumulation operation by the photodiode is performed in all the pixels, and a read operation of a signal from the pixel is performed per row. Accordingly, an image can be taken without a distortion.
-
公开(公告)号:US10686080B2
公开(公告)日:2020-06-16
申请号:US16375135
申请日:2019-04-04
Applicant: Semiconductor Energy Laboratory Co., Ltd.
Inventor: Takashi Nakagawa , Yoshiyuki Kurokawa , Munehiro Kozuma
IPC: H01L29/786 , H01L27/12 , H01L27/28 , H01L29/16 , H01L29/24 , H03K19/00 , H03K19/17704 , H03K19/17736
Abstract: A novel semiconductor device is provided. The semiconductor device includes a programmable logic device including a programmable logic element, a control circuit, and a detection circuit. The programmable logic device includes a plurality of contexts. The control circuit is configured to control selection of the contexts. The detection circuit is configured to output a signal corresponding to the amount of radiation. The control circuit is configured to switch between a first mode and a second mode in accordance with the signal corresponding to the amount of radiation. The first mode is a mode in which the programmable logic device performs processing by a multi-context method, and the second mode is a mode in which the programmable logic device performs processing using a majority signal of signals output from the logic element multiplexed by the plurality of contexts.
-
公开(公告)号:US09979386B2
公开(公告)日:2018-05-22
申请号:US14631366
申请日:2015-02-25
Applicant: Semiconductor Energy Laboratory Co., Ltd.
Inventor: Munehiro Kozuma , Takayuki Ikeda , Yoshiyuki Kurokawa , Takeshi Aoki , Takashi Nakagawa
IPC: G11C11/41 , H03K17/687 , H03K3/356 , H01L29/786 , H01L27/11 , H01L27/1156 , G11C11/417 , G11C14/00 , H01L27/12 , G11C5/14
CPC classification number: H03K17/6871 , G11C5/141 , G11C5/148 , G11C11/417 , G11C14/0054 , H01L27/1108 , H01L27/1156 , H01L27/1225 , H01L29/78648 , H01L29/7869 , H01L29/78696 , H03K3/356008
Abstract: A semiconductor device that suppresses operation delay due to stop and restart of the supply of a power supply potential is provided. A potential corresponding to data held while power supply potential is continuously supplied is backed up in a node connected to a capacitor while the supply of the power supply potential is stopped. Then, by utilizing change in resistance of a channel in a transistor whose gate is the node, the data is restored with restart of the supply of the power supply potential. Note that by supplying a high potential to the node before the data back up, high-speed and accurate data back up is possible.
-
公开(公告)号:US09916793B2
公开(公告)日:2018-03-13
申请号:US13895568
申请日:2013-05-16
Applicant: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.
Inventor: Munehiro Kozuma , Takayuki Ikeda , Yoshiyuki Kurokawa , Hikaru Tamura , Takeshi Aoki
CPC classification number: G09G3/34 , G06F3/0412 , G06F3/0421
Abstract: To reduce the effect of external light and to improve the accuracy of detecting the location of a touch. In an image-capture period, light emission from a self-light-emitting element is controlled, and imaging data at the time of displaying white on a display screen and imaging data at the time of displaying black on the display screen are output from each sensor pixel. The location of a sensor pixel where a difference between the two pieces of imaging data output from the same sensor pixel is the greatest is detected. Thus, the location of a touch of the object on the display screen is detected with high accuracy. By utilizing a difference between imaging data at the time of reverse display, the effect of external light can be reduced.
-
公开(公告)号:US09846515B2
公开(公告)日:2017-12-19
申请号:US14272735
申请日:2014-05-08
Applicant: Semiconductor Energy Laboratory Co., Ltd.
Inventor: Yoshiyuki Kurokawa , Takayuki Ikeda , Hikaru Tamura , Munehiro Kozuma , Masataka Ikeda
IPC: G06F3/042 , H01L31/0232 , H01L27/144 , H01L27/146
CPC classification number: G06F3/0421 , G06F3/0428 , H01L27/144 , H01L27/14625 , H01L31/0232 , H01L31/02327
Abstract: Influence of external light is suppressed. With a photodetector including a photodetector circuit which generates a data signal in accordance with illuminance of incident light and a light unit which overlaps with the photodetector circuit, a first data signal is generated by the photodetector circuit when the light unit is in an ON state, a second data signal is formed by the photodetector circuit when the light unit is in an OFF state, and the first data signal and the second data signal are compared, so that a difference data signal that is data of a difference between the two compared data signals is generated.
-
公开(公告)号:US09590594B2
公开(公告)日:2017-03-07
申请号:US14638331
申请日:2015-03-04
Applicant: Semiconductor Energy Laboratory Co., Ltd.
Inventor: Munehiro Kozuma
CPC classification number: H03K3/012 , H03K3/356017
Abstract: Leakage current in a standby mode of a level shifter capable of operating with low voltage is reduced. Provided is a level shifter circuit in which an n-channel silicon transistor and an oxide semiconductor transistor are provide in series between an output signal line and a low potential power supply line. The potential of a gate electrode of the oxide semiconductor transistor is raised to a potential higher than input signal voltage by capacitive coupling, so that on-state current of the oxide semiconductor transistor is increased.
Abstract translation: 降低了能够以低电压工作的电平移位器的待机模式下的泄漏电流。 提供了一种电平移位器电路,其中n沟道硅晶体管和氧化物半导体晶体管串联在输出信号线和低电位电源线之间。 氧化物半导体晶体管的栅电极的电位通过电容耦合升高到高于输入信号电压的电位,使得氧化物半导体晶体管的导通电流增加。
-
公开(公告)号:US09257567B2
公开(公告)日:2016-02-09
申请号:US14827809
申请日:2015-08-17
Applicant: Semiconductor Energy Laboratory Co., Ltd.
Inventor: Yoshiyuki Kurokawa , Takayuki Ikeda , Hikaru Tamura , Munehiro Kozuma , Masataka Ikeda , Takeshi Aoki
IPC: H01L29/786 , H01L27/146 , H01L31/105
CPC classification number: H01L27/14616 , H01L27/14603 , H01L27/14632 , H01L27/14636 , H01L27/14643 , H01L29/7869 , H01L31/1055 , H04N5/361 , H04N5/374 , H04N5/378
Abstract: In a CMOS image sensor in which a plurality of pixels is arranged in a matrix, a transistor in which a channel formation region includes an oxide semiconductor is used for each of a charge accumulation control transistor and a reset transistor which are in a pixel portion. After a reset operation of the signal charge accumulation portion is performed in all the pixels arranged in the matrix, a charge accumulation operation by the photodiode is performed in all the pixels, and a read operation of a signal from the pixel is performed per row. Accordingly, an image can be taken without a distortion.
-
-
-
-
-
-
-
-
-