-
公开(公告)号:US20250107094A1
公开(公告)日:2025-03-27
申请号:US18976642
申请日:2024-12-11
Applicant: Micron Technology, Inc.
Inventor: Yiping Wang , Andrew Li , Haoyu Li , Matthew J. King , Wei Yeeng Ng , Yongjun Jeff Hu
IPC: H10B43/27 , H01L21/283 , H01L21/306 , H10B41/27 , H10B41/35 , H10B43/35
Abstract: Some embodiments include an integrated assembly having a first structure containing semiconductor material, and having a second structure contacting the first structure. The first structure has a composition along an interface with the second structure. The composition includes additive to a concentration within a range of from about 1018 atoms/cm3 to about 1021 atoms/cm3. The additive includes one or more of carbon, oxygen, nitrogen and sulfur. Some embodiments include methods of forming integrated assemblies.
-
2.
公开(公告)号:US20240071498A1
公开(公告)日:2024-02-29
申请号:US17971443
申请日:2022-10-21
Applicant: Micron Technology, Inc.
Inventor: Yongjun Jeff Hu , Pengyuan Zheng
IPC: G11C16/04 , H01L23/522 , H01L23/528 , H01L27/11519 , H01L27/11524 , H01L27/11556 , H01L27/11565 , H01L27/1157 , H01L27/11582
CPC classification number: G11C16/0483 , H01L23/5226 , H01L23/5283 , H01L27/11519 , H01L27/11524 , H01L27/11556 , H01L27/11565 , H01L27/1157 , H01L27/11582
Abstract: A memory array comprising strings of memory cells comprises a conductor tier. The conductor tier comprises upper conductor material directly above and directly against lower conductor material of different composition from that of the upper conductor material. The channel-material strings directly electrically couple to the upper and lower conductor materials of the conductor tier. A through-array-via (TAV) region is included and comprises TAVs. The TAVs individually comprise the upper conductor material, the lower conductor material, and a conducting material that is directly below the conductor tier. The lower conductor material is directly against the upper conductor material and directly against the conducting material. The lower conductor material comprises a metal-rich refractory metal nitride directly above and directly against a non-metal-rich refractory metal nitride that is directly against the conducting material. The lower conductor material may also comprise a first elemental-form metal directly above and directly against a second elemental-form metal that is directly against the conducting material Methods are also disclosed.
-
公开(公告)号:US11792983B2
公开(公告)日:2023-10-17
申请号:US17068430
申请日:2020-10-12
Applicant: Micron Technology, Inc.
Inventor: Daniel Billingsley , Jordan D. Greenlee , John D. Hopkins , Yongjun Jeff Hu , Swapnil Lengade
IPC: H01L21/31 , H10B43/27 , H01L21/311 , H10B41/27
CPC classification number: H10B43/27 , H01L21/31111 , H10B41/27
Abstract: A method used in forming a memory array comprising strings of memory cells comprises forming an upper stack directly above a lower stack. The lower stack comprises vertically-alternating lower-first-tiers and lower-second-tiers. The upper stack comprises vertically-alternating upper-first-tiers and upper-second-tiers. Lower channel openings extend through the lower-first-tiers and the lowers-second-tiers. The lower channel openings have sacrificial material therein. An upper of the lower-first-tiers or a lower of the upper-first-tiers comprises non-stoichiometric silicon nitride comprising (a) or (b), where (a): a nitrogen-to-silicon atomic ratio greater than 1.33 and less than 1.5; and (b): a nitrogen-to-silicon atomic ratio greater than or equal to 1.0 and less than 1.33. A higher of the upper-first-tiers that is above said lower upper-first-tier comprises silicon nitride not having either the (a) or the (b). Upper channel openings are etched through the upper-first-tiers and the upper-second-tiers to stop on said upper lower-first-tier or said lower upper-first-tier. After the stop, the sacrificial material is removed from the lower channel openings and form channel-material strings in the upper and lower channel openings. Other embodiments, including structure independent of method, are disclosed.
-
公开(公告)号:US11646363B2
公开(公告)日:2023-05-09
申请号:US17206324
申请日:2021-03-19
Applicant: Micron Technology, Inc.
Inventor: Yongjun Jeff Hu
IPC: H01L29/66 , H01L21/28 , H01L27/11521 , H01L27/11524 , H01L29/423 , H01L29/792 , H01L27/115 , H01L27/1157
CPC classification number: H01L29/66833 , H01L27/115 , H01L27/1157 , H01L27/11521 , H01L27/11524 , H01L29/40114 , H01L29/40117 , H01L29/4234 , H01L29/66825 , H01L29/792
Abstract: Some embodiments include methods of forming charge storage transistor gates and standard FET gates in which common processing is utilized for fabrication of at least some portions of the different types of gates. FET and charge storage transistor gate stacks may be formed. The gate stacks may each include a gate material, an insulative material, and a sacrificial material. The sacrificial material is removed from the FET and charge storage transistor gate stacks. The insulative material of the FET gate stacks is etched through. A conductive material is formed over the FET gate stacks and over the charge storage transistor gate stacks. The conductive material physically contacts the gate material of the FET gate stacks, and is separated from the gate material of the charge storage transistor gate stacks by the insulative material remaining in the charge storage transistor gate stacks. Some embodiments include gate structures.
-
公开(公告)号:US11621273B2
公开(公告)日:2023-04-04
申请号:US15931421
申请日:2020-05-13
Applicant: Micron Technology, Inc.
Inventor: Yiping Wang , Andrew Li , Haoyu Li , Matthew J. King , Wei Yeeng Ng , Yongjun Jeff Hu
IPC: H01L27/00 , H01L27/11582 , H01L27/11524 , H01L21/283 , H01L27/1157 , H01L21/306 , H01L27/11556
Abstract: Some embodiments include an integrated assembly having a first structure containing semiconductor material, and having a second structure contacting the first structure. The first structure has a composition along an interface with the second structure. The composition includes additive to a concentration within a range of from about 1018 atoms/cm3 to about 1021 atoms/cm3. The additive includes one or more of carbon, oxygen, nitrogen and sulfur. Some embodiments include methods of forming integrated assemblies.
-
公开(公告)号:US10998481B2
公开(公告)日:2021-05-04
申请号:US16592425
申请日:2019-10-03
Applicant: Micron Technology, Inc.
Inventor: Yongjun Jeff Hu , John Mark Meldrim , Shanming Mou , Everett Allen McTeer
Abstract: A composition and method for formation of ohmic contacts on a semiconductor structure are provided. The composition includes a TiAlxNy material at least partially contiguous with the semiconductor structure. The TiAlxNy material can be TiAl3. The composition can include an aluminum material, the aluminum material being contiguous to at least part of the TiAlxNy material, such that the TiAlxNy material is between the aluminum material and the semiconductor structure. The method includes annealing the composition to form an ohmic contact on the semiconductor structure.
-
7.
公开(公告)号:US20210111064A1
公开(公告)日:2021-04-15
申请号:US16599856
申请日:2019-10-11
Applicant: Micron Technology, Inc.
Inventor: Daniel Billingsley , Jordan D. Greenlee , Yongjun Jeff Hu
IPC: H01L21/762 , H01L27/11519 , H01L27/11524 , H01L27/11565 , H01L27/1157
Abstract: A method used in forming a memory array comprising strings of memory cells comprises forming a stack comprising vertically-alternating first tiers and second tiers. Horizontally-elongated trenches are formed into the stack to form laterally-spaced memory-block regions. Bridge material is formed across the trenches laterally-between and longitudinally-along immediately-laterally-adjacent of the memory-block regions. The bridge material comprises longitudinally-alternating first and second regions. The first regions of the bridge material are ion implanted differently than the second regions of the bridge material to change relative etch rate of one of the first or second regions relative to the other in an etching process. The first and second regions are subjected to the etching process to selectively etch away one of the first and second regions relative to the other to form bridges that extend across the trenches laterally-between and longitudinally-spaced-along the immediately-laterally-adjacent memory-block regions. Other embodiments and structure independent of method are disclosed.
-
公开(公告)号:US20200035891A1
公开(公告)日:2020-01-30
申请号:US16592425
申请日:2019-10-03
Applicant: Micron Technology, Inc.
Inventor: Yongjun Jeff Hu , John Mark Meldrim , Shanming Mou , Everett Allen McTeer
Abstract: A composition and method for formation of ohmic contacts on a semiconductor structure are provided. The composition includes a TiAlxNy material at least partially contiguous with the semiconductor structure. The TiAlxNy material can be TiAl3. The composition can include an aluminum material, the aluminum material being contiguous to at least part of the TiAlxNy material, such that the TiAlxNy material is between the aluminum material and the semiconductor structure. The method includes annealing the composition to form an ohmic contact on the semiconductor structure.
-
公开(公告)号:US10224479B2
公开(公告)日:2019-03-05
申请号:US15882666
申请日:2018-01-29
Applicant: Micron Technology, Inc.
Inventor: Tsz W. Chan , Yongjun Jeff Hu , Swapnil Lengade , Shu Qin , Everett Allen McTeer
Abstract: Memory devices and methods for fabricating memory devices have been disclosed. One such method includes forming the memory stack out of a plurality of elements. An adhesion species is formed on at least one sidewall of the memory stack wherein the adhesion species has a gradient structure that results in the adhesion species intermixing with an element of the memory stack to terminate unsatisfied atomic bonds of the element. The gradient structure further comprises a film of the adhesion species on an outer surface of the at least one sidewall. A dielectric material is implanted into the film of the adhesion species to form a sidewall liner.
-
公开(公告)号:US10193064B2
公开(公告)日:2019-01-29
申请号:US15642673
申请日:2017-07-06
Applicant: Micron Technology, Inc.
Inventor: Tsz W. Chan , D. V. Nirmal Ramaswamy , Qian Tao , Yongjun Jeff Hu , Everett A. McTeer
Abstract: A memory cell comprising a threshold switching material over a first electrode on a substrate. The memory cell includes a second electrode over the threshold switching material and at least one dielectric material between the threshold switching material and at least one of the first electrode and the second electrode. A memory material overlies the second electrode. The dielectric material may directly contact the threshold switching material and each of the first electrode and the second electrode. Memory cells including only one dielectric material between the threshold switching material and an electrode are disclosed. A memory device including the memory cells and methods of forming the memory cells are also described.
-
-
-
-
-
-
-
-
-