-
公开(公告)号:US11934251B2
公开(公告)日:2024-03-19
申请号:US17219407
申请日:2021-03-31
Applicant: Advanced Micro Devices, Inc.
Inventor: James R. Magro , Christopher Weaver , Abhishek Kumar Verma
IPC: G06F1/32 , G06F1/08 , G06F1/3225 , G06F1/3234 , G06F1/3287 , G06F3/06
CPC classification number: G06F1/3275 , G06F1/08 , G06F1/3225 , G06F1/3287 , G06F3/0625 , G06F3/0634 , G06F3/0658 , G06F3/0679
Abstract: A memory controller couples to a data fabric clock domain, and to a physical layer interface circuit PHY clock domain. A first interface circuit adapts transfers between the data fabric clock domain (FCLK) and the memory controllers clock domain, and a second interface circuit couples the memory controller to the PHY clock domain. A power controller responds to a power state change request by sending commands to the second interface circuit to change parameters of a memory system and to update a set of timing parameters of the memory controller according to a selected power state of a plurality of power states. The power controller further responds to a request to synchronize with a new frequency on the FCLK domain by changing a set of timing parameters of the clock interface circuit without changing the set of timing parameters of the memory system or the selected power state.
-
公开(公告)号:US20240088099A1
公开(公告)日:2024-03-14
申请号:US18215681
申请日:2023-06-28
Applicant: Advanced Micro Devices, Inc.
Inventor: Divya Madapusi Srinivas PRASAD , Vignesh ADHINARAYANAN , Michael IGNATOWSKI , Hyung-Dong LEE
IPC: H01L25/065 , G11C11/4097 , H01L25/18
CPC classification number: H01L25/0657 , G11C11/4097 , H01L25/18 , H01L2225/06555
Abstract: Memory stacks having substantially vertical bitlines, and chip packages having the same, are disclosed herein. In one example, a memory stack is provided that includes a first memory IC die and a second memory IC die. The second memory IC die is stacked on the first memory IC die. Bitlines are routed through the first and second IC dies in a substantially vertical orientation. Wordlines within the first memory IC die are oriented orthogonal to the bitlines.
-
公开(公告)号:US20240087223A1
公开(公告)日:2024-03-14
申请号:US18506927
申请日:2023-11-10
Applicant: Advanced Micro Devices, Inc.
Inventor: Matthäus G. Chajdas , Konstantin I. Shkurko
CPC classification number: G06T17/005 , G06T15/06
Abstract: A method and a processing device for performing rendering are disclosed. The method comprises generating a base hierarchy tree comprising data representing a first object and generating a second hierarchy tree representing a second object comprising shared data of the base hierarchy tree and the second hierarchy tree and difference data. The method further comprises storing the difference data in the memory without storing the shared data, and generating an overlay hierarchy tree comprising the shared data, the difference data, and indication information indicating nodes of the overlay hierarchy tree that comprise the difference data. The method further comprises rendering the first object using the data stored for the base hierarchy tree, and rendering the second object using any one or a combination of the shared data, the difference data, and the indication information.
-
公开(公告)号:US20240085964A1
公开(公告)日:2024-03-14
申请号:US18515131
申请日:2023-11-20
Applicant: Advanced Micro Devices, Inc.
Inventor: Sriram Sambamurthy , Sriram Sundaram , Indrani Paul , Larry David Hewitt , Anil Harwani , Aaron Joseph Grenat , Dana Glenn Lewis , Leonardo Piga , Wonje Choi , Karthik Rao
Abstract: A system and method for updating power supply voltages due to variations from aging are described. A functional unit includes a power supply monitor capable of measuring power supply variations in a region of the functional unit. An age counter measures an age of the functional unit. A control unit notifies the power supply monitor to measure an operating voltage reference. When the control unit receives a measured operating voltage reference, the control unit determines an updated age of the region different from the current age based on the measured operating voltage reference. The control unit updates the age counter with the corresponding age, which is younger than the previous age in some cases due to the region not experiencing predicted stress and aging. The control unit is capable of determining a voltage adjustment for the operating voltage reference based on an age indicated by the age counter.
-
公开(公告)号:US11928770B2
公开(公告)日:2024-03-12
申请号:US17562271
申请日:2021-12-27
Applicant: Advanced Micro Devices, Inc.
Inventor: John Alexandre Tsakok , Skyler Jonathon Saleh
CPC classification number: G06T15/06 , G06T15/005 , G06T2210/21
Abstract: Methods and systems are disclosed for traversing nodes in a BVH tree by an intersection engine. Techniques disclosed comprise receiving, by the intersection engine, a traversal instruction, including a tracing-mode, ray data, and an identifier of a node to be traversed. Where the tracing-mode includes a closest hit mode and a first hit mode. If the node to be traversed is an internal node, the intersection engine determines, based on the tracing-mode, an order in which children nodes of the node are to be next traversed and output identifiers of the children nodes in the determined order.
-
公开(公告)号:US20240078195A1
公开(公告)日:2024-03-07
申请号:US18239531
申请日:2023-08-29
Applicant: Advanced Micro Devices, Inc.
Inventor: Niti Madan , Gabriel H. Loh , James R. Magro
IPC: G06F13/16
CPC classification number: G06F13/1642 , G06F13/1636 , G06F13/1668
Abstract: An electronic device includes a processor having processor circuitry and a leader memory controller, a controller coupled to the processor and having a follower memory controller, and a memory. The processor circuitry is operable to access the memory by issuing memory access requests to the leader memory controller. The leader memory controller is operable to complete the memory access requests using the follower memory controller to issue memory commands to the at least one memory die.
-
公开(公告)号:US11924338B2
公开(公告)日:2024-03-05
申请号:US17089493
申请日:2020-11-04
Applicant: Advanced Micro Devices, Inc.
Inventor: David A Kaplan , Paul Moyer
CPC classification number: H04L9/0869 , G06F7/58 , G06F7/588
Abstract: A computing system may implement a split random number generator that may use a random number generator to generate and store seed values in a memory for retrieval and use by one or more core processors to generate random numbers for secure processes within each core processor.
-
公开(公告)号:US11921784B2
公开(公告)日:2024-03-05
申请号:US17564413
申请日:2021-12-29
Applicant: Advanced Micro Devices, Inc.
Inventor: Ganesh Dasika , Michael Ignatowski , Michael J Schulte , Gabriel H Loh , Valentina Salapura , Angela Beth Dalton
IPC: G06F15/80 , G06F16/901
CPC classification number: G06F16/9024 , G06F15/8046
Abstract: An accelerator device includes a first processing unit to access a structure of a graph dataset, and a second processing unit coupled with the first processing unit to perform computations based on data values in the graph dataset.
-
公开(公告)号:US20240070961A1
公开(公告)日:2024-02-29
申请号:US18089456
申请日:2022-12-27
Applicant: Advanced Micro Devices, Inc.
Inventor: Michael John Livesley , Vishrut Vaibhav , Tad Robert Litwiller
IPC: G06T15/00
CPC classification number: G06T15/005 , G06T2210/52
Abstract: Techniques for performing rendering operations are disclosed herein. The techniques include in a coarse binning pass, generating a sorted set of draw calls, based on geometry processed through a world space pipeline and vertex indices obtained from an input assembler.
-
公开(公告)号:US20240069915A1
公开(公告)日:2024-02-29
申请号:US17899231
申请日:2022-08-30
Applicant: Advanced Micro Devices, Inc.
Inventor: Meysam Taassori , Shaizeen Dilawarhusen Aga , Mohamed Assem Abd ElMohsen Ibrahim , Johnathan Robert Alsop
CPC classification number: G06F9/30036 , G06F12/10 , G06F16/2237
Abstract: A virtual padding unit provides a virtual padded data structure (e.g., virtually padded matrix) that provides output values for a padded data structure without storing all of the padding elements in memory. When the virtual padding unit receives a virtual memory address of a location in the virtual padded data structure, the virtual padding unit checks whether the location is a non-padded location in the virtual padded data structure or a padded location in the virtual padded data structure. If the location is a padded location in the virtual padded data structure, the virtual padding unit outputs a padding value rather than a value stored in the virtual padded data structure. If the location is a non-padded location in the virtual padded data structure, a value stored at the location is output.
-
-
-
-
-
-
-
-
-