Electrically isolated SiGe fin formation by local oxidation
    46.
    发明授权
    Electrically isolated SiGe fin formation by local oxidation 有权
    通过局部氧化电隔离SiGe鳍形成

    公开(公告)号:US09093326B2

    公开(公告)日:2015-07-28

    申请号:US14058341

    申请日:2013-10-21

    Abstract: A silicon germanium alloy layer is formed on a semiconductor material layer by epitaxy. An oxygen impermeable layer is formed on the silicon germanium alloy layer. The oxygen impermeable layer and the silicon germanium alloy layer are patterned to form stacks of a silicon germanium alloy fin and an oxygen impermeable cap. A shallow trench isolation structure is formed by deposition, planarization, and recessing or an oxygen permeable dielectric material. An oxygen impermeable spacer is formed around each stack of a silicon germanium alloy fin and an oxygen impermeable cap. A thermal oxidation process is performed to convert a lower portion of each silicon germanium alloy fin into a silicon germanium oxide. During the thermal oxidation process, germanium atoms diffuse into unoxidized portions of the silicon germanium alloy fins to increase the germanium concentration therein.

    Abstract translation: 通过外延在半导体材料层上形成硅锗合金层。 在硅锗合金层上形成不透氧层。 对不透氧层和硅锗合金层进行图案化以形成硅锗合金翅片和不透氧盖的叠层。 通过沉积,平坦化和凹陷形成浅沟槽隔离结构或透氧介电材料。 在硅锗合金翅片和不透氧盖的每个堆叠周围形成不透氧隔离物。 进行热氧化处理以将每个硅锗合金翅片的下部转换成硅氧化锗。 在热氧化过程中,锗原子扩散到硅锗合金翅片的未氧化部分,以增加其中的锗浓度。

    TRENCH SIDEWALL PROTECTION FOR SELECTIVE EPITAXIAL SEMICONDUCTOR MATERIAL FORMATION
    49.
    发明申请
    TRENCH SIDEWALL PROTECTION FOR SELECTIVE EPITAXIAL SEMICONDUCTOR MATERIAL FORMATION 有权
    用于选择性外延半导体材料形成的TRENCH侧壁保护

    公开(公告)号:US20150064884A1

    公开(公告)日:2015-03-05

    申请号:US14017443

    申请日:2013-09-04

    Abstract: A method of forming a semiconductor device includes forming an insulator layer over a substrate; opening a trench in the insulator layer so as to expose one or more semiconductor structures formed on the substrate; forming a protective layer on sidewalls of the trench; subjecting the substrate to a precleaning operation in preparation for epitaxial semiconductor formation, wherein the protective layer prevents expansion of the sidewalls of the trench as a result of the precleaning operation; and forming epitaxial semiconductor material within the trench and over the exposed one or more semiconductor structures.

    Abstract translation: 一种形成半导体器件的方法包括在衬底上形成绝缘体层; 在所述绝缘体层中打开沟槽,以暴露形成在所述衬底上的一个或多个半导体结构; 在沟槽的侧壁上形成保护层; 对衬底进行预清洗操作以准备外延半导体形成,其中由于预清洗操作,保护层防止沟槽的侧壁膨胀; 以及在所述沟槽内并在所暴露的一个或多个半导体结构之上形成外延半导体材料。

Patent Agency Ranking