Flash memory device including deduplication, and related methods

    公开(公告)号:US09841918B2

    公开(公告)日:2017-12-12

    申请号:US14956715

    申请日:2015-12-02

    Abstract: A flash memory device includes physical pages that store data sectors therein. The method of operating the flash memory device includes receiving write data sectors to be stored in the flash memory device, pairing the write data sectors with write data sectors and with written data sectors previously stored in physical pages of the flash memory device based upon a matching and deduplication operation to define data sector pairs and a difference therebetween, and rewriting to the physical pages of the flash memory device, in a partial-page writing mode, to store the difference between the write data sector and its respective paired data sector. The partial-page writing mode is performed on a respective physical page after a previous programming and before erasing. The written data sectors included in the data sector pairs only partially occupy the corresponding physical page of the flash memory device. The difference between the write data sector and its respective paired data sector is stored in an unoccupied portion of the corresponding physical page of the flash memory device.

    Nonvolatile memory systems configured to use deduplication and methods of controlling the same
    57.
    发明授权
    Nonvolatile memory systems configured to use deduplication and methods of controlling the same 有权
    配置为使用重复数据消除的非易失性存储器系统及其控制方法

    公开(公告)号:US09575661B2

    公开(公告)日:2017-02-21

    申请号:US14463129

    申请日:2014-08-19

    Abstract: Systems and methods of determining a similarity between data units in a nonvolatile memory are disclosed. One method includes obtaining first and second data units and dividing the first and second data units into a first plurality of non-overlapping chunks of data and a second plurality of non-overlapping chunks of data. The method further includes determining a first plurality of values and a second plurality of values associated with the chunks, and determining a similarity between the first second data units based on the first plurality values and of the second plurality of values. In one example embodiment, a similarity between an incoming data unit and another data unit is determined based on the number of buckets storing an incoming index value and another index value associated with the another data unit. A plurality of buckets in a table is determined based on a selected plurality of hash values.

    Abstract translation: 公开了确定非易失性存储器中的数据单元之间的相似性的系统和方法。 一种方法包括获得第一和第二数据单元,并将第一和第二数据单元划分成第一多个非重叠的数据块和第二多个非重叠的数据块。 所述方法还包括确定与所述块相关联的第一多个值和第二多个值,以及基于所述第一多个值和所述第二多个值来确定所述第一第二数据单元之间的相似度。 在一个示例实施例中,基于存储输入索引值的桶数和与另一数据单元相关联的另一索引值,确定输入数据单元与另一数据单元之间的相似度。 基于所选择的多个散列值来确定表中的多个桶。

    Joint source-channel encoding and decoding for compressed and uncompressed data
    58.
    发明授权
    Joint source-channel encoding and decoding for compressed and uncompressed data 有权
    用于压缩和未压缩数据的联合源通道编码和解码

    公开(公告)号:US09391646B2

    公开(公告)日:2016-07-12

    申请号:US14224572

    申请日:2014-03-25

    Abstract: A memory controller includes a joint source-channel encoder circuit and a joint source-channel decoder circuit. The joint source-channel encoder circuit source encodes received data independent of whether the received data is compressible data, performs error correction coding on the source encoded data, and stores the source encoded data in a memory device. The joint source-channel decoder circuit performs source decoding of the data read from the memory device between iterations of error correction coding of the read data, and outputs the read data to at least one of a buffer memory and a storage device interface. The joint source-channel decoder circuit performs the source decoding of the read data independent of whether the read data is compressed data.

    Abstract translation: 存储器控制器包括联合源通道编码器电路和联合源通道解码器电路。 联合源信道编码器电路源对接收到的数据进行编码,独立于接收到的数据是否是可压缩数据,对源编码数据执行纠错编码,并将源编码数据存储在存储器件中。 联合源信道解码器电路在读取数据的纠错编码的迭代之间对从存储器件读取的数据执行源解码,并将读取的数据输出到缓冲存储器和存储设备接口中的至少一个。 联合源信道解码器电路执行读取数据的源解码,与读数据是否为压缩数据无关。

    Memory controller, method of operating the same, and system including the same
    59.
    发明授权
    Memory controller, method of operating the same, and system including the same 有权
    内存控制器,操作方法以及包含其的系统

    公开(公告)号:US09354969B2

    公开(公告)日:2016-05-31

    申请号:US14208340

    申请日:2014-03-13

    CPC classification number: G06F11/1072 G06F11/108

    Abstract: A method of processing data using a memory controller includes determining at least one cell state to which each of a plurality of multi-level cells can be changed to based on a current cell state of each multi-level cell, where each multi-level cell includes a plurality of data pages; determining one of the data pages as having a stuck bit when a value of the data page has a single mapping value based on mapping values mapped to the at least one cell state and generating stuck bit data regarding the stuck bit; and encoding write data to be stored in the multi-level cells based on the stuck bit data.

    Abstract translation: 使用存储器控制器处理数据的方法包括基于每个多级单元的当前单元状态来确定可以改变多个多电平单元中的每一个的至少一个单元状态,其中每个多电平单元 包括多个数据页; 当数据页的值基于映射到所述至少一个单元状态的映射值具有单个映射值并且生成关于所述卡位的卡位位数据时,将所述数据页之一确定为具有卡住位; 以及基于所述卡住的位数据对要存储在所述多级单元中的写入数据进行编码。

Patent Agency Ranking