MECHANISM FOR SAVING AND RETRIEVING MICRO-ARCHITECTURE CONTEXT
    71.
    发明申请
    MECHANISM FOR SAVING AND RETRIEVING MICRO-ARCHITECTURE CONTEXT 审中-公开
    保存和检索微架构语境的机制

    公开(公告)号:US20140325184A1

    公开(公告)日:2014-10-30

    申请号:US13993668

    申请日:2012-03-30

    IPC分类号: G06F9/30

    摘要: A processor saves micro-architectural contexts to increase the efficiency of code execution and power management. Power management hardware during runtime monitors execution of a code block. The code block has been compiled to have a reserved space appended to one end of the code block. The reserved space includes a metadata block associated with the code block or an identifier of the metadata block. The hardware stores a micro-architectural context of the processor in the metadata block. The micro-architectural context includes performance data resulting from a first execution of the code block. The hardware reads the metadata block upon a second execution of the code block and tunes the second execution based on the performance data.

    摘要翻译: 处理器可以节省微架构上下文以提高代码执行和电源管理的效率。 运行期间的电源管理硬件监视代码块的执行。 代码块已被编译成在代码块的一端附加保留空间。 保留空间包括与代码块相关联的元数据块或元数据块的标识符。 硬件将处理器的微架构上下文存储在元数据块中。 微架构上下文包括由代码块的第一次执行产生的性能数据。 硬件在代码块的第二次执行时读取元数据块,并根据性能数据调整第二次执行。

    Power management coordination in multi-core processors
    72.
    发明授权
    Power management coordination in multi-core processors 有权
    多核处理器中的电源管理协调

    公开(公告)号:US08726048B2

    公开(公告)日:2014-05-13

    申请号:US13165415

    申请日:2011-06-21

    IPC分类号: G06F1/32

    摘要: Systems and methods of managing power provide for issuing a first operating requirement from a first processor core and issuing a second operating requirement from a second processor core. In one embodiment, the operating requirements can reflect either a power policy or a performance policy, depending upon the factor that is currently most important to software. Hardware coordination logic is used to coordinate a shared resource setting with the operating requirements. The hardware coordination logic is also able to coordinate the shared resource setting with independent resource settings of the first and second processor cores based on the operating requirements.

    摘要翻译: 管理电力的系统和方法提供从第一处理器核发出第一操作要求并从第二处理器核发出第二操作要求。 在一个实施例中,操作要求可以反映功率策略或性能策略,这取决于当前对软件最重要的因素。 硬件协调逻辑用于根据操作要求协调共享资源设置。 硬件协调逻辑还能够基于操作要求来协调共享资源设置与第一和第二处理器核心的独立资源设置。

    POWER MANAGEMENT COORDINATION IN MULTI-CORE PROCESSORS
    75.
    发明申请
    POWER MANAGEMENT COORDINATION IN MULTI-CORE PROCESSORS 有权
    多核处理器的电源管理协调

    公开(公告)号:US20110252267A1

    公开(公告)日:2011-10-13

    申请号:US13165415

    申请日:2011-06-21

    IPC分类号: G06F1/00 G06F9/00

    摘要: Systems and methods of managing power provide for issuing a first operating requirement from a first processor core and issuing a second operating requirement from a second processor core. In one embodiment, the operating requirements can reflect either a power policy or a performance policy, depending upon the factor that is currently most important to software. Hardware coordination logic is used to coordinate a shared resource setting with the operating requirements. The hardware coordination logic is also able to coordinate the shared resource setting with independent resource settings of the first and second processor cores based on the operating requirements.

    摘要翻译: 管理电力的系统和方法提供从第一处理器核发出第一操作要求并从第二处理器核发出第二操作要求。 在一个实施例中,操作要求可以反映功率策略或性能策略,这取决于当前对软件最重要的因素。 硬件协调逻辑用于根据操作要求协调共享资源设置。 硬件协调逻辑还能够基于操作要求来协调共享资源设置与第一和第二处理器核心的独立资源设置。

    Controlling Power Consumption By Power Management Link
    78.
    发明申请
    Controlling Power Consumption By Power Management Link 有权
    通过电源管理链路控制功耗

    公开(公告)号:US20140095911A1

    公开(公告)日:2014-04-03

    申请号:US13631907

    申请日:2012-09-29

    IPC分类号: G06F1/32

    摘要: Methods and apparatus relating to controlling power consumption by a power management link are described. In one embodiment, the physical interface of a power management (PM) link is shut down when a processor is in a sleep state (e.g., to conserve power), while maintaining the availability of the processor for communication to a (e.g., embedded) controller over the PM link. Other embodiments are also disclosed and claimed.

    摘要翻译: 描述了通过电力管理链路控制电力消耗的方法和装置。 在一个实施例中,当处理器处于休眠状态(例如,以节省功率)时,功率管理(PM)链路的物理接口被关闭,同时保持用于通信的处理器的可用性(例如,嵌入式) 控制器通过PM链路。 还公开并要求保护其他实施例。

    Device and method for on-die temperature measurement
    79.
    发明授权
    Device and method for on-die temperature measurement 有权
    用于管芯温度测量的装置和方法

    公开(公告)号:US07878016B2

    公开(公告)日:2011-02-01

    申请号:US11025140

    申请日:2004-12-30

    IPC分类号: F25D23/12 G01K1/08 G06F1/00

    摘要: A system for measuring and managing thermal operations of a processor core on a semiconductor die using a sensor positioned in a hotspot of the processor core. A measured temperature reading is determined based upon a temperature sensed by the sensor. Interrupt signals and a software readable register indicating temperature information provide feedback about the thermal environment to the processor. Based upon the measured temperature reading, the interrupt signals direct the processor to modify operation.

    摘要翻译: 一种用于使用位于处理器核心的热点中的传感器来测量和管理半导体管芯上的处理器核心的热操作的系统。 测量的温度读数是根据传感器感测到的温度来确定的。 中断信号和指示温度信息的软件可读寄存器提供关于处理器的热环境的反馈。 基于测量的温度读数,中断信号指示处理器修改操作。

    Method and apparatus to calibrate thermometer
    80.
    发明授权
    Method and apparatus to calibrate thermometer 有权
    校准温度计的方法和装置

    公开(公告)号:US07181357B1

    公开(公告)日:2007-02-20

    申请号:US11220913

    申请日:2005-09-08

    IPC分类号: G01K15/00 G01K1/00 G01K3/00

    CPC分类号: G01K15/00

    摘要: Briefly, a processor and a method to calibrate a temperature reading of a digital thermometer. The calibration is done by using a first temperature value measured by an analog temperature sensor located at one point on the processor die and a second temperature value measured by a digital temperature sensor located at a second point of the processor die.

    摘要翻译: 简而言之,一种用于校准数字温度计的温度读数的处理器和方法。 校准通过使用由位于处理器管芯上的一个点处的模拟温度传感器测量的第一温度值和由位于处理器管芯的第二点处的数字温度传感器测量的第二温度值来完成。