-
公开(公告)号：US5767538A
公开(公告)日：1998-06-16
申请号：US728347
申请日：1996-10-09
IPC分类号： H03F1/08 , H03F3/08 , H01L29/74 , H01L27/148 , H01L29/768 , H01L31/111
摘要： An integrated circuit photodetector includes a transimpedance amplifier including a differential amplifier stage with PNP emitter-coupled transistors and a PNP input transistor which are biased only by base currents of the emitter-coupled transistors, to achieve low input bias current. Low noise operation is achieved by bypass capacitors coupled between the bases and emitters of the input transistors, respectively. A constant current source supplies a current which develops a small pedestal voltage across a resistor to bias the non-inverting input of the transimpedance amplifier so as to avoid nonlinear amplification of low level light signals. A positively biased N-type guard tub surrounds the photodetector, which is formed in a junction-isolated N region on a P substrate, to collect electrons generated in the substrate by deep-penetrating IR light to prevent them from causing amplification errors. In one embodiment, a feedback network includes a resistor connected between the output of a buffer driven by the transimpedance amplifier and an inverting input thereof, and a capacitor connected between the output and inverting input of the transimpedance amplifier to provide low noise, fast settling operation.
摘要翻译： 集成电路光电检测器包括跨阻抗放大器，其包括具有PNP发射极耦合晶体管的差分放大器级和仅由发射极耦合晶体管的基极电流偏置的PNP输入晶体管，以实现低输入偏置电流。 分别通过耦合在输入晶体管的基极和发射极之间的旁路电容来实现低噪声操作。 恒流源提供电流，该电流在电阻器两端产生小的基座电压，以偏置跨阻放大器的非反相输入，以避免低电平光信号的非线性放大。 正偏置N型保护桶围绕形成在P基板上的结隔离N区域中的光电检测器，以通过深穿透IR光收集在衬底中产生的电子，以防止它们引起放大误差。 在一个实施例中，反馈网络包括连接在由跨阻抗放大器驱动的缓冲器的输出与其反相输入之间的电阻器，以及连接在跨阻放大器的输出和反相输入端之间以提供低噪声，快速稳定操作 。
-
2.发明授权Method and circuit for compensating VT induced drift in monolithic logarithmic amplifier 有权用于补偿单片对数放大器中VT诱发漂移的方法和电路公开(公告)号：US06507233B1
公开(公告)日：2003-01-14
申请号：US09920220
申请日：2001-08-02
IPC分类号： H01L3500
CPC分类号： G06G7/24
摘要： A temperature-compensated monolithic logarithmic amplifier includes a logarithmic amplifier cell (26) configured to produce a logarithmic voltage signal (V3) representative of a difference between a first voltage (V1) developed across a first PN junction device (D1) in response to an input signal (Iin) and a second voltage (V2) developed across a second PN junction device (D2) in response to a reference signal (Iref) and an output circuit (36) including an output amplifier (19), a temperature-dependent first resistive element (R1) having a positive temperature coefficient, and a second resistive element (R2). The output circuit (36) produces a temperature-compensated output signal (Vout) in response to the logarithmic voltage signal (V3). The first resistive element (R1) is composed of conductive aluminum or aluminum alloy interconnection metallization that also is utilized as interconnection metallization throughout the monolithic logarithmic amplifier.
摘要翻译： 温度补偿的单片对数放大器包括对数放大器单元（26），其被配置为产生对数电压信号（V3），该对数电压信号（V3）响应于第一PN结器件（D1） 输入信号（Iin）和响应于参考信号（Iref）跨越第二PN结装置（D2）展开的第二电压（V2）和包括输出放大器（19）的输出电路（19），温度依赖性 具有正温度系数的第一电阻元件（R1）和第二电阻元件（R2）。 输出电路（36）响应于对数电压信号（V3）产生温度补偿输出信号（Vout）。 第一电阻元件（R1）由导电铝或铝合金互连金属化组成，也可用作整个对数放大器的互连金属化。
-
3.发明授权Low dropout voltage regulator circuit including gate offset servo circuit powered by charge pump 有权低压差稳压电路包括由电荷泵供电的门偏移伺服电路公开(公告)号：US06188212B1
公开(公告)日：2001-02-13
申请号：US09560972
申请日：2000-04-28
IPC分类号： G05F140
CPC分类号： G05F1/56
摘要： A low drop out voltage regulator includes an error amplifier (12) having a first input coupled to a first reference voltage (VREF), a second input receiving a feedback signal, and an output (15) producing an output signal (VAMPOUT). An output transistor (18) has a gate, a drain coupled to an unregulated input voltage (VIN), and a source coupled to produce a regulated output voltage (VOUT) on an output conductor (19). A feedback circuit (20,22) is coupled between the output conductor (19) and a reference voltage (GND) to produce the feedback signal. A capacitor (16) is coupled between the output (15) of the error amplifier and the gate (17) of the output transistor (18). A servo amplifier (24) has a first input coupled to a second reference voltage (VVREF), a second input coupled to the output (15) of the error amplifier. A low current charge pump circuit (26B) supplies an output current into a supply voltage terminal of the servo amplifier. A variable reference voltage circuit (27) produces the second reference voltage (VVREF) so as to increase the dynamic range of the voltage regulator. An output current sensing circuit (37) operates to produce a control signal (29) representative of the drain current of the output transistor (18), the variable reference voltage circuit (27) having an input coupled to receive the control signal (29).
摘要翻译： 低压降稳压器包括误差放大器（12），其具有耦合到第一参考电压（VREF）的第一输入端，接收反馈信号的第二输入端和产生输出信号（VAMPOUT）的输出端（15）。 输出晶体管（18）具有栅极，耦合到未调节输入电压（VIN）的漏极和耦合以在输出导体（19）上产生调节输出电压（VOUT）的源极。 反馈电路（20,22）耦合在输出导体（19）和参考电压（GND）之间以产生反馈信号。 电容器（16）耦合在误差放大器的输出端（15）和输出晶体管（18）的栅极（17）之间。 伺服放大器（24）具有耦合到第二参考电压（VVREF）的第一输入端，耦合到误差放大器的输出端（15）的第二输入端。 低电流电荷泵电路（26B）向伺服放大器的电源电压端提供输出电流。 可变参考电压电路（27）产生第二参考电压（VVREF），以便增加电压调节器的动态范围。 输出电流检测电路（37）用于产生表示输出晶体管（18）的漏极电流的控制信号（29），可变参考电压电路（27）具有耦合以接收控制信号（29）的输入端， 。
-
公开(公告)号：US06225684B1
公开(公告)日：2001-05-01
申请号：US09515300
申请日：2000-02-29
申请人： R. Mark Stitt, II , Larry D. Hobson
发明人： R. Mark Stitt, II , Larry D. Hobson
IPC分类号： H01L23495
CPC分类号： H01L24/06 , H01L23/495 , H01L24/48 , H01L24/49 , H01L2224/05554 , H01L2224/05599 , H01L2224/48247 , H01L2224/49171 , H01L2224/85399 , H01L2924/00014 , H01L2924/01004 , H01L2924/01005 , H01L2924/01006 , H01L2924/01028 , H01L2924/01029 , H01L2924/01073 , H01L2924/014 , H01L2924/10161 , H01L2924/12042 , H01L2924/13091 , H01L2924/14 , H01L2924/181 , H01L2924/19043 , H01L2224/45099 , H01L2924/00
摘要： A leadframe is provided which has an integrated resistive element incorporated within the leadframe. The resistive element suitably comprises a material that can provide a temperature coefficient of under 500 ppm/° C., preferably approximating 100 ppm/° C. or less. Exemplary embodiments of the resistive material may include Constantan or Manganin. The leadframe and integrated resistive element may be utilized in a variety of integrated circuit applications, such as a current monitoring circuit. Accordingly, variations in temperature will not dramatically affect the accuracy of any integrated circuit devices during operation. Additionally, after encapsulation of the leadframe and integrated resistive element and any such integrated circuit device, the gain of the encapsulated circuit may be suitably adjusted by various calibration techniques.
摘要翻译： 提供引线框架，其具有并入引线框内的集成电阻元件。 电阻元件适当地包括可以提供低于500ppm /℃的温度系数，优选近似为100ppm /℃或更低的材料。 电阻材料的示例性实施例可以包括Constantan或Manganin。引线框架和集成电阻元件可以用于各种集成电路应用中，例如电流监控电路。 因此，在运行期间，温度的变化不会显着地影响任何集成电路器件的精度。 此外，在封装引线框和集成电阻元件以及任何此类集成电路器件之后，可以通过各种校准技术适当地调整封装电路的增益。
-
5.发明授权Programmable gain amplifier circuitry and method for biasing JFET gain switches thereof 失效用于偏置JFET增益开关的可编程增益放大器电路和方法
公开(公告)号：US5327098A
公开(公告)日：1994-07-05
申请号：US98845
申请日：1993-07-29
摘要： A circuit for reducing input offset error and improving gain switching speed in a programmable gain amplifier includes a level shifting buffer that senses a signal on a common mode conductor in a differential input stage of an operational amplifier, and shifts the level of that signal up to the level corresponding to a level of an input signal applied to a non-inverting input of the operational amplifier. If a gain select signal is at a first logic level, the voltage produced by the buffer is applied to a gate electrode of one of a plurality of gain switching JFETs coupling a gain network to the inverting input of the operational amplifier, turning that JFET on. If the gain select signal is at a second logic level, the output of the buffer is isolated from the gain switching JFET and a turn off voltage is applied to the gate of the gain switching JFET.
摘要翻译： 用于减小输入偏移误差并提高可编程增益放大器中的增益切换速度的电路包括电平移位缓冲器，其检测运算放大器的差分输入级中的共模导体上的信号，并将该信号的电平转移到 该电平对应于施加到运算放大器的非反相输入端的输入信号的电平。 如果增益选择信号处于第一逻辑电平，则由缓冲器产生的电压被施加到将增益网络耦合到运算放大器的反相输入端的多个增益切换JFET之一的栅电极，使该JFET导通 。 如果增益选择信号处于第二逻辑电平，则缓冲器的输出与增益切换JFET隔离，并且关断电压被施加到增益切换JFET的栅极。
-
公开(公告)号：US4901031A
公开(公告)日：1990-02-13
申请号：US298116
申请日：1989-01-17
CPC分类号： H03F3/45278 , H03F3/45286 , H03F3/4586 , H03F2200/372 , H03F2203/45302 , H03F2203/45304 , H03F2203/45394 , H03F2203/45674 , H03F2203/45702
摘要： A common-base, source-driven differential amplifier achieves both high speed operation and low noise operation by providing an input stage including a pair of source follower JFETs that drive emitters of a pair of NPN input transistors having their bases connected together and to a bias circuit. The collectors of the NPN transistors each are connected to a corresponding load device and to a corresponding input of an output amplifier stage. The bias circuit includes a current source and a pair of diode-connected NPN transistors having their bases and collectors connected to the current source and to the bases of the input transistors. The emitters of the diode-connected NPN transistors are connected to sources of a second pair of source follower JFETs, the gates of which are connected to the input terminals.
摘要翻译： 通用基极源驱动差分放大器通过提供包括一对源极跟随器JFET的输入级来实现高速运算和低噪声运算，该对源极跟随器JFET驱动其基极连接在一起的一对NPN输入晶体管的发射极和偏置 电路。 NPN晶体管的集电极各自连接到相应的负载装置和输出放大器级的相应输入端。 偏置电路包括电流源和一对二极管连接的NPN晶体管，其基极和集电极连接到电流源和输入晶体管的基极。 二极管连接的NPN晶体管的发射极连接到第二对源极跟随器JFET的源极，其栅极连接到输入端子。
-
公开(公告)号：US06854076B2
公开(公告)日：2005-02-08
申请号：US09826405
申请日：2001-04-03
申请人： Rodney T. Burt , R. Mark Stitt
发明人： Rodney T. Burt , R. Mark Stitt
CPC分类号： H03F3/45973 , H03F3/45941 , H03F2200/261 , H03F2203/45538
摘要： A method and apparatus for auto-calibrating an electronic device without interrupting normal operation of the device. An electronic device configured as a high voltage difference amplifier is disclosed having a calibration circuit which couples a calibration excitation signal to a common-mode signal path of the difference amplifier. The difference amplifier includes a variable transfer function circuit which may be used to adjust the common-mode rejection of the difference amplifier. The calibration excitation signal may be a random, pseudo-random, out-of-band, or other frequency shaped signal generated in reference to a clock signal. A calibration error signal is detected from an output signal. The variable transfer function circuit can be adjusted in response to the detected error signal to reduce the calibration error signal. As a result, common-mode rejection errors of the difference amplifier may be reduced while the difference amplifier is coupled to an input signal source.
摘要翻译： 一种用于在不中断设备的正常操作的情况下自动校准电子设备的方法和装置。 公开了一种配置为高压差分放大器的电子设备，其具有将校准激励信号耦合到差分放大器的共模信号路径的校准电路。 差分放大器包括可用于调节差分放大器的共模抑制的可变传递函数电路。 校准激励信号可以是参考时钟信号产生的随机，伪随机，带外或其他频率信号。 从输出信号检测校准误差信号。 可以根据检测到的误差信号调整可变传递函数电路，以减少校准误差信号。 结果，差分放大器的共模抑制误差可以减小，而差分放大器耦合到输入信号源。
-
8.发明授权Planar transformer assembly including non-overlapping primary and secondary windings surrounding a common magnetic flux path area 失效平面变压器组件包括围绕公共磁通区域的不重叠的初级和次级绕组
公开(公告)号：US5598327A
公开(公告)日：1997-01-28
申请号：US188159
申请日：1994-01-28
IPC分类号： H01F17/00 , H01F19/04 , H02J7/00 , H02J7/02 , H02M3/335 , H04M19/08 , H05K1/16 , H02M7/537 , H01H85/02
CPC分类号： H02M3/33507 , H01F17/0006 , H01F19/04 , H02J7/0081 , H02J7/022 , H04M19/08 , H05K1/165 , H05K2201/086 , H05K2201/09063 , Y10T29/49073
摘要： A planar transformer assembly includes an insulative layer, a first spiral winding thereon circumscribing a magnetic flux path, a second spiral winding thereon in non-overlapping relation to the first spiral winding circumscribing the magnetic flux path, and a ferrite core assembly including first and second core sections defining a shallow gap or passage within which the spiral windings are disposed. In one embodiment, a plurality of laminated insulative layers are provided with a primary winding including a plurality of series-connected spiral subwindings and a non-overlapping secondary winding formed on the various insulative layers. The non-overlapping structure and the order of the various windings minimize electric field gradients and thereby minimize electric field coupled noise currents.
摘要翻译： 平面变压器组件包括绝缘层，围绕磁通路径的第一螺旋绕组，与限定磁通路径的第一螺旋绕组不重叠的第二螺旋绕组，以及包括第一和第二 芯部分限定出一个浅间隙或通道，螺旋绕组设置在该间隙或通道内。 在一个实施例中，多个层压绝缘层设置有初级绕组，该初级绕组包括多个串联连接的螺旋子绕组和形成在各绝缘层上的非重叠次级绕组。 不重叠结构和各种绕组的顺序使电场梯度最小化，从而最小化电场耦合噪声电流。
-
公开(公告)号：US5592124A
公开(公告)日：1997-01-07
申请号：US494413
申请日：1995-06-26
摘要： An integrated circuit photodetector includes a transimpedance amplifier including a differential amplifier stage with PNP emitter-coupled transistors and a PNP input transistor which are biased only by base currents of the emitter-coupled transistors, to achieve low input bias current. Low noise operation is achieved by bypass capacitors coupled between the bases and emitters of the input transistors, respectively. A constant current source supplies a current which develops a small pedestal voltage across a resistor to bias the non-inverting input of the transimpedance amplifier so as to avoid nonlinear amplification of low level light signals. A positively biased N-type guard tub surrounds the photodetector, which is formed in a junction-isolated N region on a P substrate, to collect electrons generated in the substrate by deep-penetrating IR light to prevent them from causing amplification errors. In one embodiment, a feedback network includes a resistor connected between the output of a buffer driven by the transimpedance amplifier and an inverting input thereof, and a capacitor connected between the output and inverting input of the transimpedance amplifier to provide low noise, fast settling operation.
摘要翻译： 集成电路光电检测器包括跨阻抗放大器，其包括具有PNP发射极耦合晶体管的差分放大器级和仅由发射极耦合晶体管的基极电流偏置的PNP输入晶体管，以实现低输入偏置电流。 分别通过耦合在输入晶体管的基极和发射极之间的旁路电容来实现低噪声操作。 恒流源提供电流，该电流在电阻器两端产生小的基座电压，以偏置跨阻放大器的非反相输入，以避免低电平光信号的非线性放大。 正偏置N型保护桶围绕形成在P基板上的结隔离N区域中的光电检测器，以通过深穿透IR光收集在衬底中产生的电子，以防止它们引起放大误差。 在一个实施例中，反馈网络包括连接在由跨阻抗放大器驱动的缓冲器的输出与其反相输入之间的电阻器，以及连接在跨阻放大器的输出和反相输入端之间以提供低噪声，快速稳定操作 。
-
公开(公告)号：US5353001A
公开(公告)日：1994-10-04
申请号：US969508
申请日：1992-10-30
IPC分类号： H01F19/00 , H01F17/00 , H01F19/04 , H01F27/255 , H01F27/28 , H05K1/16 , H01F27/26 , H01F27/30
CPC分类号： H01F19/04 , H01F17/0006 , H05K1/165 , H05K2201/086 , H05K2201/09063 , Y10T29/4902
摘要： A planar transformer includes a multilayer printed circuit board having a plurality of spiral windings formed by metalization on various surfaces of the printed circuit board. A ferrite core assembly includes first and second core sections disposed on opposite sides of the printed circuit board and completely confining the conductors of the spiral windings. Each core section includes a thin, flat plate. The two flat plates are integral with or abut thin post sections that are thick enough to allow the printed circuit board to be accommodated between the first and second core sections. In one embodiment of the invention, the planar transformer is incorporated on the printed circuit board with other circuitry to form a low noise battery charger which is encapsulated in a male power connector.
摘要翻译： 平面变压器包括多层印刷电路板，其具有通过在印刷电路板的各个表面上的金属化形成的多个螺旋绕组。 铁氧体磁芯组件包括设置在印刷电路板的相对侧上的第一和第二磁芯部分，并完全限制螺旋绕组的导体。 每个芯部分包括一个薄的平板。 两个平板与足够厚的薄柱部分是一体的或邻接的，使得印刷电路板能够容纳在第一和第二芯部之间。 在本发明的一个实施例中，平面变压器与其他电路结合在印刷电路板上，以形成封装在公电源连接器中的低噪声电池充电器。
-
-
-
-
-
-
-
-
-
搜索结果
12 条记录 (耗时 0.013 秒)