利索-全球专利检索

  1. 登录
  2. 注册

搜索结果

47 条记录 (耗时 0.031 秒)

    Light emitting diode based light source emitting collimated light
    2.
    发明授权
    Light emitting diode based light source emitting collimated light 有权
    基于发光二极管的光源发射准直光

    公开(公告)号：US07112916B2

    公开(公告)日：2006-09-26

    申请号：US10267759

    申请日：2002-10-09

    申请人： Kee Siang Goh ,  Boon Kheng Lee ,  Yee Loong Chin ,  Gurbir Singh

    发明人： Kee Siang Goh ,  Boon Kheng Lee ,  Yee Loong Chin ,  Gurbir Singh

    IPC分类号： H05B33/04

    CPC分类号： H01L33/60 ,  H01L33/44 ,  H01L33/46 ,  Y10S362/80

    摘要： A light emitting diode, a reflector and a platform are employed within a light source. The light emitting diode emits light exclusively from its side surfaces. The reflector has a parabolic reflective surface that collimates any portion of the light reflecting from the parabolic reflective surface. The platform supports a centering of the light emitting layer(s) of the light emitting diode on a focus point of the parabolic reflective surface.

    摘要翻译： 在光源内采用发光二极管，反射器和平台。 发光二极管从其侧表面专门发光。 反射器具有抛物面反射表面，其对来自抛物面反射表面的光的任何部分进行准直。 平台支持在抛物面反射表面的焦点上的发光二极管的发光层的定心。

    Method of interconnecting an electronic device
    3.
    发明授权
    Method of interconnecting an electronic device 有权
    互连电子设备的方法

    公开(公告)号：US06242280B1

    公开(公告)日：2001-06-05

    申请号：US09343329

    申请日：1999-06-30

    申请人： Huck Khim Koay ,  Cheng Why Tan ,  Chee Keong Chong ,  Gurbir Singh ,  Sundar A L Natarajan Yoganandan ,  Seong Choon Lim

    发明人： Huck Khim Koay ,  Cheng Why Tan ,  Chee Keong Chong ,  Gurbir Singh ,  Sundar A L Natarajan Yoganandan ,  Seong Choon Lim

    IPC分类号： H01L2144

    CPC分类号： H01L33/62 ,  H01L24/11 ,  H01L25/0753 ,  H01L2224/13099 ,  H01L2924/01004 ,  H01L2924/01029 ,  H01L2924/01033 ,  H01L2924/01047 ,  H01L2924/01078 ,  H01L2924/01082 ,  H01L2924/014 ,  H01L2924/12041 ,  H01L2924/14

    摘要： A method of interconnecting bond pads on a semiconductor die to leads of a package is disclosed. The method includes placing a connector over each bond pad and its corresponding lead. The connector is one of a plurality of ganged connectors. The method also includes electrically connecting the connector to the bond pad and the lead and singularizing the connector from the plurality of ganged connectors. Such a method of interconnection has the advantage of simultaneously interconnecting multiple bond pads to leads. In a preferred embodiment, light-emitting diodes (LEDs) are manufactured using the method. A PCB is etched to produced lead pairs of the LEDs. A semiconductor die is attached to a first lead of each lead pair. Ganged interconnects are aligned with and tagged onto the dies and the second leads of the lead pairs, thereby electrically connecting them. After tagging, the interconnects are singularized. An encapsulant is applied on each die and interconnect. Each die, interconnect and lead pair are then separated to form individual LEDs.

    摘要翻译： 公开了一种将半导体管芯上的接合焊盘与封装引线互连的方法。 该方法包括将连接器放置在每个接合焊盘及其对应的引线上。 连接器是多个联动连接器之一。 该方法还包括将连接器电连接到接合焊盘和引线，并将连接器从多个组合的连接器中单独化。 这种互连方法具有将多个接合焊盘同时互连到引线的优点。 在优选实施例中，使用该方法制造发光二极管（LED）。 蚀刻PCB以产生LED的引线对。 半导体管芯连接到每个引线对的第一引线。 组合的互连件与管芯和引线对的第二引线对准并被标记，从而将它们电连接。 标记后，互连是单数化的。 在每个管芯和互连上施加密封剂。 然后将每个管芯，互连和引线对分开以形成单独的LED。

    Programmable I/O sequencer for use in an I/O processor
    4.
    发明授权
    Programmable I/O sequencer for use in an I/O processor 失效
    用于I / O处理器的可编程I / O定序器

    公开(公告)号：US4803622A

    公开(公告)日：1989-02-07

    申请号：US46633

    申请日：1987-05-07

    申请人： William L. Bain, Jr. ,  Robert C. Bedichek ,  George W. Cox ,  Gerhard Grassl ,  Craig B. Peterson ,  Justin R. Rattner ,  Gurbir Singh ,  Gurbir Singh ,  John L. Wipfli

    发明人： William L. Bain, Jr. ,  Robert C. Bedichek ,  George W. Cox ,  Gerhard Grassl ,  Craig B. Peterson ,  Justin R. Rattner ,  Gurbir Singh ,  Gurbir Singh ,  John L. Wipfli

    IPC分类号： G06F13/14 ,  G06F13/12 ,  G06F13/38 ,  G06F3/00

    CPC分类号： G06F13/124

    摘要： An I/O bus sequencer for providing a data path between an execution Unit (EU-10), a register file (14) and devices connected to a bus (28). A programmable logic array (PLA-18) stores a program which controls a service table (20). The service table includes a plurality of entries divided into fields. One of the fields when decoded instructs the PLA as to what kind of operation the bus sequencer is to perform. Line selection (priority) logic (22) connected to I/O request lines (30) and to the service table (20) determines which service table entry the PLA is to use. A bus interface connected to the I/O bus ports (26) and to the PLA (18) routes data between the I/O bus ports (26) and the register file (14), entries of which are controlled by use of register sets. The service table fields include register set descriptors for storing the status of register set buffers. The PLA decodes an ACCESS instruction to start an operation by loading the first register set descriptor, and then decodes sequential SUPPLY instructions to the entry. Each SUPPLY instruction loads an empty register set descriptor field to be used when the current register set descriptor field is exhausted.

    摘要翻译： 一种用于在执行单元（EU-10），寄存器文件（14）和连接到总线（28）的设备之间提供数据路径的I / O总线定序器。 可编程逻辑阵列（PLA-18）存储控制服务表（20）的程序。 服务表包括分成字段的多个条目。 解码后的其中一个字段指示PLA对总线音序器执行什么样的操作。 连接到I / O请求线（30）和服务表（20）的线路选择（优先级）逻辑（22）确定PLA要使用的服务表条目。 连接到I / O总线端口（26）和PLA（18）的总线接口在I / O总线端口（26）和寄存器文件（14）之间路由数据，其条目通过使用寄存器 套。 服务表字段包括用于存储寄存器组缓冲器的状态的寄存器集描述符。 PLA通过加载第一个寄存器集描述符对ACCESS指令进行解码以开始操作，然后将顺序的SUPPLY指令解码到该条目。 每个SUPPLY指令加载当前寄存器集描述符字段耗尽时要使用的空寄存器集描述符字段。

    Method and system for enhancing software documentation and help systems
    5.
    发明授权
    Method and system for enhancing software documentation and help systems 失效

    公开(公告)号：US07836102B2

    公开(公告)日：2010-11-16

    申请号：US12345641

    申请日：2008-12-29

    申请人： Gurbir Singh

    发明人： Gurbir Singh

    IPC分类号： G06F7/00 ,  G06F17/30

    CPC分类号： G06F8/73 ,  G06F9/453

    摘要： A method and system for enhancing software documentation and help systems. In one embodiment, a virtual library for a selected combination of tools is created. The virtual library is then linked to the tools in the selected combination of tools. In another embodiment, a combination of tools for designing a complex software system is selected from one or more software releases. The one or more software releases comprises a plurality of available tools. The selected combination of tools comprises less than all of the plurality of available tools. Each of the plurality of available tools is associated with one or more documents. Access to only those one or more documents associated with tools in the selected combination of tools is provided.

    Quad pumped bus architecture and protocol
    7.
    发明授权
    Quad pumped bus architecture and protocol 失效
    四泵浦总线架构和协议

    公开(公告)号：US06807592B2

    公开(公告)日：2004-10-19

    申请号：US09925691

    申请日：2001-08-10

    申请人： Gurbir Singh ,  Robert J. Greiner ,  Stephen S. Pawlowski ,  David L. Hill ,  Donald D. Parker

    发明人： Gurbir Singh ,  Robert J. Greiner ,  Stephen S. Pawlowski ,  David L. Hill ,  Donald D. Parker

    IPC分类号： G06F1300

    CPC分类号： G06F13/4217

    摘要： A bidirectional multidrop processor bus is connected to a plurality of bus agents. Bus throughput can be increased by operating the bus in a multi pumped signaling mode in which multiple information elements are driven onto a bus by a driving agent at a rate that is a multiple of the frequency of the bus clock. The driving agent also activates a strobe to identify sampling points for the information elements. Information elements for a request can be driven, for example, using a double pumped signaling mode in which two information elements are driven during one bus clock cycle. Data elements for a data line transfer can be driven, for example, using a quad pumped signaling mode in which four data elements are driven during one bus clock cycle. Multiple strobe signals can be temporarily activated in an offset or staggered arrangement to reduce the frequency of the strobe signals. Sampling symmetry can be improved by using only one type of edge (e.g., either the rising edges or the falling edges) of the strobe signals to identify the sampling points.

    摘要翻译： 双向多点处理器总线连接到多个总线代理。 可以通过以多抽头信令模式操作总线来增加总线吞吐量，其中多个信息元素以驱动代理以总线时钟频率的倍数的速率被驱动到总线上。 驱动代理还激活选通以识别信息元素的采样点。 可以例如使用双泵浦信号模式来驱动请求的信息元素，其中在一个总线时钟周期期间驱动两个信息元素。 数据线传输的数据元素例如可以使用四泵浦信号模式来驱动，其中四个数据元件在一个总线时钟周期内被驱动。 可以以偏移或交错布置临时地激活多个选通信号，以减少选通信号的频率。 可以通过仅使用选通信号的一种类型的边缘（例如，上升沿或下降沿）来提高采样对称性，以识别采样点。

    Response and data phases in a highly pipelined bus architecture
    8.
    发明授权
    Response and data phases in a highly pipelined bus architecture 失效
    高度流水线总线架构中的响应和数据阶段

    公开(公告)号：US06804735B2

    公开(公告)日：2004-10-12

    申请号：US09784244

    申请日：2001-02-14

    申请人： Gurbir Singh ,  Robert J. Greiner ,  Stephen S. Pawlowski ,  David L. Hill ,  Donald D. Parker

    发明人： Gurbir Singh ,  Robert J. Greiner ,  Stephen S. Pawlowski ,  David L. Hill ,  Donald D. Parker

    IPC分类号： G06F1300

    CPC分类号： G06F13/4217

    摘要： A bus agent that may be used in an enhanced highly pipelined bus architecture. In one embodiment, the bus agent includes a target ready interface, a set of response interfaces for a set of response signals, and a data bus busy interface, and a bus clock interface for a bus clock signal. The bus agent of this embodiment also includes bus controller logic to track a plurality of transactions comprising a transaction N-1 and a transaction N, the bus controller being capable of asserting the target ready signal for transaction N if the bus agent is asserting the data busy signal for the transaction N-1 and deasserts the data busy signal.

    摘要翻译： 可用于增强的高流水线总线架构中的总线代理。 在一个实施例中，总线代理包括目标就绪接口，用于一组响应信号的一组响应接口和数据总线忙接口以及用于总线时钟信号的总线时钟接口。 该实施例的总线代理还包括总线控制器逻辑以跟踪包括事务N-1和事务N的多个事务，总线控制器能够为事务N断言目标就绪信号，如果总线代理正在断言数据 忙信号用于事务N-1，并取消对数据忙信号的否定。

    Apparatus and method for changing processor clock ratio settings
    9.
    发明授权
    Apparatus and method for changing processor clock ratio settings 有权
    改变处理器时钟比设置的装置和方法

    公开(公告)号：US06311281B1

    公开(公告)日：2001-10-30

    申请号：US09261058

    申请日：1999-03-02

    申请人： Edwin J. Pole, II ,  John T. Orton ,  Cau L. Nguyen ,  Gurbir Singh ,  Xia Dai ,  Ravi Nagaraj

    发明人： Edwin J. Pole, II ,  John T. Orton ,  Cau L. Nguyen ,  Gurbir Singh ,  Xia Dai ,  Ravi Nagaraj

    IPC分类号： G06F104

    CPC分类号： G06F1/08 ,  H03L7/06

    摘要： A processor has an external pin that can be asserted to lock in new clock ratio information dynamically. A state machine of the processor defines a stop grant state that is utilized to halt the internal clocking signal of the processor. A storage location, such as a register, is utilized to load new clock frequency information into the clock generator circuit of the processor. De-asserting the external pin of the processor causes the processor to resume normal operations, but at the newly set clock frequency.

    摘要翻译： 一个处理器有一个外部引脚，可以被断言，以动态锁定新的时钟比率信息。 处理器的状态机定义用于停止处理器的内部时钟信号的停止许可状态。 诸如寄存器的存储位置被用于将新的时钟频率信息加载到处理器的时钟发生器电路中。 取消断言处理器的外部引脚使处理器恢复正常操作，但处于新设定的时钟频率。