中科微点-全球专利检索

  1. Login
  2. Sign Up

Search Results

13 records (took 0.01 seconds)

    SYSTEM AND METHOD FOR FACILITATING HYBRID MESSAGE MATCHING IN A NETWORK INTERFACE CONTROLLER (NIC)
    4.
    发明申请
    SYSTEM AND METHOD FOR FACILITATING HYBRID MESSAGE MATCHING IN A NETWORK INTERFACE CONTROLLER (NIC) 有权

    公开(公告)号：US20220214934A1

    公开(公告)日：2022-07-07

    申请号：US17594535

    申请日：2020-03-23

    Applicant: Hewlett Packard Enterprise Development LP

    Inventor： Igor Gorodetsky ,  Duncan Roweth

    IPC: G06F9/54 ,  H04L49/90 ,  G06F13/14

    Abstract: A network interface controller (NIC) capable of hybrid message matching is provided. The NIC can be equipped with a host interface, a hardware endpoint, and an endpoint management logic block. The host interface can couple the NIC to a host device. The hardware endpoint can facilitate a point of communication for an application running on the host device. The endpoint management logic block can maintain a list for storing a message associated with an endpoint represented by the hardware endpoint. The endpoint management logic block can then determine whether the utilization of the list is higher than a threshold. If the utilization is higher than the threshold, the endpoint management logic block can set a state of the endpoint to indicate that the endpoint is software managed. The NIC thus can transfer the control of the endpoint from the hardware endpoint to a software process of the host device.

    SYSTEM AND METHOD FOR FACILITATING EFFICIENT HOST MEMORY ACCESS FROM A NETWORK INTERFACE CONTROLLER (NIC)
    7.
    发明申请
    SYSTEM AND METHOD FOR FACILITATING EFFICIENT HOST MEMORY ACCESS FROM A NETWORK INTERFACE CONTROLLER (NIC) 有权

    公开(公告)号：US20220197831A1

    公开(公告)日：2022-06-23

    申请号：US17594647

    申请日：2020-03-23

    Applicant: Hewlett Packard Enterprise Development LP

    Inventor： Igor Gorodetsky ,  Hess M. Hodge ,  Timothy J. Johnson

    IPC: G06F13/16 ,  G06F13/42

    Abstract: A network interface controller (NIC) capable of efficient memory access is provided. The NIC can be equipped with an operation logic block, a signaling logic block, and a tracking logic block. The operation logic block can maintain an operation group associated with packets requesting an operation on a memory segment of a host device of the NIC. The signaling logic block can determine whether a packet associated with the operation group has arrived at or departed from the NIC. Furthermore, the tracking logic block can determine that a request for releasing the memory segment has been issued. The tracking logic block can then determine whether at least one packet associated with the operation group is under processing in the NIC. If no packet associated with the operation group is under processing in the NIC, tracking logic block can notify the host device that the memory segment can be released.

    SYSTEM AND METHOD FOR FACILITATING ON-DEMAND PAGING IN A NETWORK INTERFACE CONTROLLER (NIC)
    9.
    发明申请
    SYSTEM AND METHOD FOR FACILITATING ON-DEMAND PAGING IN A NETWORK INTERFACE CONTROLLER (NIC) 有权

    公开(公告)号：US20220206956A1

    公开(公告)日：2022-06-30

    申请号：US17594717

    申请日：2020-03-23

    Applicant: Hewlett Packard Enterprise Development LP

    Inventor： Hess M. Hodge ,  Igor Gorodetsky

    IPC: G06F12/1036 ,  G06F13/42 ,  G06F15/173

    Abstract: A network interface controller (NIC) capable of on-demand paging is provided. The NIC can be equipped with a host interface, an operation logic block, and an address logic block. The host interface can couple the NIC to a host device. The operation logic block can obtain from a remote device, a request for an operation based on a virtual memory address. The address logic block can obtain, from the operation logic block, a request for an address translation for the virtual memory address and issue an address translation request to the host device via the host interface. If the address translation is unsuccessful, the address logic block can send a page request to a processor of the host device via the host interface. The address logic block can then determine that a page has been allocated in response to the page request and reissue the address translation request.

Patent Agency Ranking