-
公开(公告)号:US20210091194A1
公开(公告)日:2021-03-25
申请号:US16579069
申请日:2019-09-23
Applicant: Intel Corporation
Inventor: Rami HOURANI , Richard VREELAND , Giselle ELBAZ , Manish CHANDHOK , Richard E. SCHENKER , Gurpreet SINGH , Florian GSTREIN , Nafees KABIR , Tristan A. TRONIC , Eungnak HAN
IPC: H01L29/423 , H01L29/78 , H01L23/522 , H01L29/417 , H01L21/8234 , H01L27/088
Abstract: Contact over active gate structures with metal oxide cap structures are described. In an example, an integrated circuit structure includes a plurality of gate structures above substrate, each of the gate structures including a gate insulating layer thereon. A plurality of conductive trench contact structures is alternating with the plurality of gate structures, each of the conductive trench contact structures including a metal oxide cap structure thereon. An interlayer dielectric material is over the plurality of gate structures and over the plurality of conductive trench contact structures. An opening is in the interlayer dielectric material and in a gate insulating layer of a corresponding one of the plurality of gate structures. A conductive via is in the opening, the conductive via in direct contact with the corresponding one of the plurality of gate structures, and the conductive via on a portion of one or more of the metal oxide cap structures.
-
2.
公开(公告)号:US20230307298A1
公开(公告)日:2023-09-28
申请号:US18205456
申请日:2023-06-02
Applicant: Intel Corporation
Inventor: Charles H. WALLACE , Manish CHANDHOK , Paul A. NYHUS , Eungnak HAN , Stephanie A. BOJARSKI , Florian GSTREIN , Gurpreet SINGH
IPC: H01L21/8234 , H01L21/308 , H01L27/02 , H01L27/088 , H01L29/06 , H01L29/08 , H01L29/165 , H01L29/78
CPC classification number: H01L21/823431 , H01L21/3086 , H01L21/3081 , H01L21/3088 , H01L21/823437 , H01L27/0207 , H01L27/0886 , H01L29/0649 , H01L29/0847 , H01L29/165 , H01L29/7848 , H01L21/308 , H01L21/02118
Abstract: Aligned pitch-quartered patterning approaches for lithography edge placement error advanced rectification are described. For example, a method of fabricating a semiconductor structure includes forming a first patterned hardmask on a semiconductor substrate. A second hardmask layer is formed on the semiconductor substrate. A segregated di-block co-polymer is formed on the first patterned hardmask and on the second hardmask layer. Second polymer blocks are removed from the segregated di-block co-polymer. A second patterned hardmask is formed from the second hardmask layer and a plurality of semiconductor fins is formed in the semiconductor substrate using first polymer blocks as a mask. A first fin of the plurality of semiconductor fins is removed. Subsequent to removing the first fin, a second fin of the plurality of semiconductor fins is removed.
-
3.
公开(公告)号:US20230317617A1
公开(公告)日:2023-10-05
申请号:US17710827
申请日:2022-03-31
Applicant: Intel Corporation
Inventor: Leonard P. GULER , Tahir GHANI , Charles H. WALLACE , Gurpreet SINGH
IPC: H01L23/535 , H01L21/768
CPC classification number: H01L23/535 , H01L21/76897
Abstract: Spacer self-aligned via structures for gate contact or trench contact are described. In an example, an integrated circuit structure includes a plurality of gate structures above a substrate. A plurality of conductive trench contact structures is alternating with the plurality of gate structures. The integrated circuit structure also includes a plurality of dielectric spacers, a corresponding one of the plurality of dielectric spacers between adjacent ones of the plurality of gate structures and the plurality of conductive trench contact structures, wherein the plurality of dielectric spacers protrudes above the plurality of gate structures and above the plurality of conductive trench contact structures. Individual ones of the plurality of dielectric spacers have an upper spacer portion on a lower spacer portion, with an interface between the upper spacer portion and the lower spacer portion.
-
公开(公告)号:US20240113017A1
公开(公告)日:2024-04-04
申请号:US17958288
申请日:2022-09-30
Applicant: Intel Corporation
Inventor: Leonard P. GULER , Gurpreet SINGH , Charles H. WALLACE , Tahir GHANI
IPC: H01L23/528 , H01L21/768
CPC classification number: H01L23/528 , H01L21/76892 , H01L21/76837 , H01L23/5226
Abstract: Embodiments described herein may be related to apparatuses, processes, systems, and/or techniques for forming a plug within a metal layer of a semiconductor device, where the plug is formed within a cavity that is created through the metal layer. The plug may extend through the metal layer and into a layer below the metal layer, which may be a layer that includes a dielectric and one or more electrical routing features. The plug may include an electrical insulator material. The cavity may be formed by placing a mask above the metal layer and performing an etch through the metal layer subsequently filled with a dielectric, where the plug will be tapered and wider at the top of the plug and become narrower as the plug continues through the metal layer and reaches the layer below the metal layer. Other embodiments may be described and/or claimed.
-
5.
公开(公告)号:US20240047543A1
公开(公告)日:2024-02-08
申请号:US18382339
申请日:2023-10-20
Applicant: Intel Corporation
Inventor: Rami HOURANI , Richard VREELAND , Giselle ELBAZ , Manish CHANDHOK , Richard E. SCHENKER , Gurpreet SINGH , Florian GSTREIN , Nafees KABIR , Tristan A. TRONIC , Eungnak HAN
IPC: H01L29/423 , H01L29/78 , H01L23/522 , H01L29/417 , H01L27/088 , H01L21/8234
CPC classification number: H01L29/4238 , H01L29/7851 , H01L23/5226 , H01L29/41775 , H01L27/0886 , H01L21/823418 , H01L21/823475 , H01L21/823468 , H01L21/823431
Abstract: Contact over active gate structures with metal oxide cap structures are described. In an example, an integrated circuit structure includes a plurality of gate structures above substrate, each of the gate structures including a gate insulating layer thereon. A plurality of conductive trench contact structures is alternating with the plurality of gate structures, each of the conductive trench contact structures including a metal oxide cap structure thereon. An interlayer dielectric material is over the plurality of gate structures and over the plurality of conductive trench contact structures. An opening is in the interlayer dielectric material and in a gate insulating layer of a corresponding one of the plurality of gate structures. A conductive via is in the opening, the conductive via in direct contact with the corresponding one of the plurality of gate structures, and the conductive via on a portion of one or more of the metal oxide cap structures.
-
公开(公告)号:US20230095402A1
公开(公告)日:2023-03-30
申请号:US17485190
申请日:2021-09-24
Applicant: Intel Corporation
Inventor: Manish CHANDHOK , Elijah V. KARPOV , Mohit K. HARAN , Reken PATEL , Charles H. WALLACE , Gurpreet SINGH , Florian GSTREIN , Eungnak HAN , Urusa ALAAN , Leonard P. GULER , Paul A. NYHUS
IPC: H01L21/768 , H01L29/78 , H01L23/535 , H01L29/66
Abstract: Contact over active gate (COAG) structures with conductive trench contact taps are described. In an example, an integrated circuit structure includes a plurality of gate structures above a substrate, each of the gate structures including a gate insulating layer thereon. A plurality of conductive trench contact structures is alternating with the plurality of gate structures, each of the conductive trench contact structures including a trench insulating layer thereon. One of the plurality of conductive trench contact structures includes a conductive tap structure protruding through the corresponding trench insulating layer. An interlayer dielectric material is above the trench insulating layers and the gate insulating layers. A conductive structure is in direct contact with the conductive tap structure of the one of the plurality of conductive trench contact structures.
-
7.
公开(公告)号:US20200058548A1
公开(公告)日:2020-02-20
申请号:US16347507
申请日:2016-12-23
Applicant: Intel Corporation
Inventor: Eungnak HAN , Rami HOURANI , Florian GSTREIN , Gurpreet SINGH , Scott B. CLENDENNING , Kevin L. LIN , Manish CHANDHOK
IPC: H01L21/768 , H01L21/311 , H01L21/033 , H01L23/522
Abstract: Selective hardmask-based approaches for conductive via fabrication are described. In an example, an integrated circuit structure includes a plurality of conductive lines in an inter-layer dielectric (ILD) layer above a substrate. The plurality of conductive lines includes alternating non-recessed conductive lines and recessed conductive lines. The non-recessed conductive lines are substantially co-planar with the ILD layer, and the recessed conductive lines are recessed relative to an uppermost surface of the ILD layer. A dielectric capping layer is in recess regions above the recessed conductive lines. A hardmask layer is over the non-recessed conductive lines but not over the dielectric capping layer of the recessed conductive lines. The hardmask layer differs in composition from the dielectric capping layer. A conductive via is in an opening in the dielectric capping layer and on one of the recessed conductive lines. A portion of the conductive via is on a portion of the hardmask layer.
-
8.
公开(公告)号:US20190013246A1
公开(公告)日:2019-01-10
申请号:US16068095
申请日:2016-03-28
Applicant: INTEL CORPORATION
Inventor: Charles H. WALLACE , Manish CHANDHOK , Paul A NYHUS , Eungnak HAN , Stephanie A. BOJARSKI , Florian GSTREIN , Gurpreet SINGH
IPC: H01L21/8234 , H01L27/088 , H01L29/06 , H01L27/02 , H01L29/08 , H01L29/78 , H01L21/308 , H01L29/165
Abstract: Aligned pitch-quartered patterning approaches for lithography edge placement error advanced rectification are described. For example, a method of fabricating a semiconductor structure includes forming a first patterned hardmask on a semiconductor substrate. A second hardmask layer is formed on the semiconductor substrate. A segregated di-block co-polymer is formed on the first patterned hardmask and on the second hardmask layer. Second polymer blocks are removed from the segregated di-block co-polymer. A second patterned hardmask is formed from the second hardmask layer and a plurality of semiconductor fins is formed in the semiconductor substrate using first polymer blocks as a mask. A first fin of the plurality of semiconductor fins is removed. Subsequent to removing the first fin, a second fin of the plurality of semiconductor fins is removed.
-
公开(公告)号:US20230101212A1
公开(公告)日:2023-03-30
申请号:US17958295
申请日:2022-09-30
Applicant: Intel Corporation
Inventor: Manish CHANDHOK , Elijah V. KARPOV , Mohit K. HARAN , Reken PATEL , Charles H. WALLACE , Gurpreet SINGH , Florian GSTREIN , Eungnak HAN , Urusa ALAAN , Leonard P. GULER , Paul A. NYHUS
IPC: H01L21/768 , H01L29/66 , H01L23/535 , H01L29/78
Abstract: Contact over active gate (COAG) structures with conductive trench contact taps are described. In an example, an integrated circuit structure includes a plurality of gate structures above a substrate, each of the gate structures including a gate insulating layer thereon. A plurality of conductive trench contact structures is alternating with the plurality of gate structures, each of the conductive trench contact structures including a trench insulating layer thereon. One of the plurality of conductive trench contact structures includes a conductive tap structure protruding through the corresponding trench insulating layer. An interlayer dielectric material is above the trench insulating layers and the gate insulating layers. A conductive structure is in direct contact with the conductive tap structure of the one of the plurality of conductive trench contact structures.
-
公开(公告)号:US20220102210A1
公开(公告)日:2022-03-31
申请号:US17033483
申请日:2020-09-25
Applicant: Intel Corporation
Inventor: Paul A. NYHUS , Charles H. WALLACE , Manish CHANDHOK , Mohit K. HARAN , Gurpreet SINGH , Eungnak HAN , Florian GSTREIN , Richard E. SCHENKER , David SHYKIND , Jinnie ALOYSIUS , Sean PURSEL
IPC: H01L21/768 , H01L27/088 , H01L23/522 , H01L23/532
Abstract: Contact over active gate (COAG) structures are described. In an example, an integrated circuit structure includes a plurality of gate structures above substrate, each of the gate structures including a gate insulating layer thereon. A plurality of conductive trench contact structures is alternating with the plurality of gate structures, each of the conductive trench contact structures including a trench insulating layer thereon. A remnant of a di-block-co-polymer is over a portion of the plurality of gate structures or the plurality of conductive trench contact structures. An interlayer dielectric material is over the di-block-co-polymer, over the plurality of gate structures, and over the plurality of conductive trench contact structures. An opening in the interlayer dielectric material. A conductive structure is in the opening, the conductive structure in direct contact with a corresponding one of the trench contact structures or with a corresponding one of the gate contact structures.
-
-
-
-
-
-
-
-
-