-
公开(公告)号:US20200243956A1
公开(公告)日:2020-07-30
申请号:US16258573
申请日:2019-01-26
Applicant: INTEL CORPORATION
Inventor: ZHENGUO JIANG , OMKAR KARHADE , SRICHAITRA CHAVALI , ZHICHAO ZHANG , JIMIN YAO , STEPHEN SMITH , XIAOQIAN LI , ROBERT L. SANKMAN
Abstract: An RF chip package comprises a housing and one or more conductive contacts designed to electrically connect the RF chip package to other conductive contacts. The housing includes a first substrate, a 3-D antenna on the first substrate, and a second substrate. The second substrate includes a plurality of semiconductor devices and is bonded to the first substrate. An interconnect structure allows for electrical connection between the first and second substrates. In some cases, the first substrate is flip-chip bonded to the second substrate or is otherwise connected to the second substrate by an array of solder balls. By integrating both the 3-D antenna and RF circuitry together in the same chip package, costs are minimized while bandwidth is greatly improved compared to a separately machined 3-D antenna.
-
公开(公告)号:US20180372952A1
公开(公告)日:2018-12-27
申请号:US15979382
申请日:2018-05-14
Applicant: Intel Corporation
Inventor: ZHICHAO ZHANG , KEMAL AYGUN , ROBERT L. SANKMAN
CPC classification number: G02B6/12004 , G02B6/4257 , G02B6/428 , G02B6/4295 , G02B6/43 , G02B2006/12121 , G02B2006/12142 , G02B2006/12147
Abstract: Techniques and mechanisms for providing a bridge between integrated circuit (IC) chips. In an embodiment, the bridge device comprises a semiconductor substrate having disposed thereon contacts to couple the bridge device to two IC chips. Circuit structures and photonic structures of a bridge link are integrated with the substrate. The structures include an optical waveguide coupled between an electrical-to-optical signal conversion mechanism and an optical-to-electrical conversion mechanism. The bridge device converts signaling from an electrical domain to an optical domain and back to an electrical domain. In another embodiment, optical signals received via different respective contacts of an IC chip are converted by the bridge device, where the optical signals are multiplexed with each other and variously propagated with the same optical waveguide.
-
3.
公开(公告)号:US20190037689A1
公开(公告)日:2019-01-31
申请号:US15849043
申请日:2017-12-20
Applicant: Intel Corporation
Inventor: DAQIAO DU , ZHEN ZHOU , JUN LIAO , JAMES A. MCCALL , XIANG LI , KAI XIAO , ZHICHAO ZHANG
Abstract: A system for a three-dimensional (“3D”) printed circuit board (“PCB”) to printed circuit board interface is provided. A first PCB includes first landing pads disposed on one or more edges of the first PCB. The first landing pads electrically couple to conductive pins or second landing pads disposed on a second PCB. The second landing pads may be disposed in a slot in the second PCB. The interface between the first landing pads and the second landing pads may provide various advantages over traditional PCB to PCB interfaces, such as, improved signal integrity, improved power integrity, increased contact density, decreased clock jitter, etc.
-
公开(公告)号:US20180007782A1
公开(公告)日:2018-01-04
申请号:US15201422
申请日:2016-07-02
Applicant: Intel Corporation
Inventor: ZHICHAO ZHANG , XIANG LI , KEMAL AYGUN , ZHIGUO QIAN , TOLGA MEMIOGLU
CPC classification number: G06F1/16 , G11C5/04 , G11C5/06 , G11C5/063 , H01R13/6464 , H05K1/0231 , H05K1/117 , H05K1/141 , H05K1/162 , H05K2201/10159 , H05K2201/10189
Abstract: One embodiment provides an apparatus. The apparatus includes a dual in-line memory module (DIMM). The DIMM includes at least one memory module integrated circuit (IC); a DIMM printed circuit board (PCB); a plurality of DIMM PCB contacts; and a capacitive structure. Each DIMM PCB contact is to couple the memory module IC to a respective DIMM connector pin. The capacitive structure is to provide a mutual capacitance between a first DIMM connector signal pin and a second DIMM connector signal pin.
-
公开(公告)号:US20190103687A1
公开(公告)日:2019-04-04
申请号:US15721358
申请日:2017-09-29
Applicant: Intel Corporation
Inventor: GREGORIO R. MURTAGIAN , ZHICHAO ZHANG
IPC: H01R12/70 , H01R13/24 , H01R13/646 , H01R43/16
CPC classification number: H01R12/7076 , H01R13/2442 , H01R13/2485 , H01R13/646 , H01R13/6474 , H01R43/16
Abstract: High-speed data transmissions through a CPU socket are facilitated with CPU socket contacts that have a CPU socket contact body that improves bandwidth throughput. The CPU socket contact body is partially suspended from a CPU socket contact and may include a cavity. The CPU socket contact body includes capacitive impedance that substantially cancels an inductive impedance of the CPU socket contact. Canceling the inductive impedance causes the CPU socket contact to operate like an impedance-matched coaxial transmission line, which enables better bandwidth throughput than a non-impedance matched transmission line.
-
公开(公告)号:US20170168235A1
公开(公告)日:2017-06-15
申请号:US14964426
申请日:2015-12-09
Applicant: Intel Corporation
Inventor: ZHICHAO ZHANG , KEMAL AYGUN , ROBERT L. SANKMAN
CPC classification number: G02B6/12004 , G02B6/4257 , G02B6/428 , G02B6/4295 , G02B2006/12121 , G02B2006/12142 , G02B2006/12147
Abstract: Techniques and mechanisms for providing a bridge between integrated circuit (IC) chips. In an embodiment, the bridge device comprises a semiconductor substrate having disposed thereon contacts to couple the bridge device to two IC chips. Circuit structures and photonic structures of a bridge link are integrated with the substrate. The structures include an optical waveguide coupled between an electrical-to-optical signal conversion mechanism and an optical-to-electrical conversion mechanism. The bridge device converts signaling from an electrical domain to an optical domain and back to an electrical domain. In another embodiment, optical signals received via different respective contacts of an IC chip are converted by the bridge device, where the optical signals are multiplexed with each other and variously propagated with the same optical waveguide.
-
-
-
-
-