-
公开(公告)号：US5280201A
公开(公告)日：1994-01-18
申请号：US760997
申请日：1991-09-17
IPC分类号： G11C11/412 , G11C11/417 , H03K3/356 , H03K19/20 , H03K5/159
CPC分类号： H03K3/356165 , H03K3/356147
摘要： A semiconductor logic circuit apparatus which include a first switching element consisting of a field effect transistor for changing holding data, an inverter circuit whose input is connected with one end of the first switching element, a feedback circuit whose input and output are connected with the output and input of the inverter circuit, and a second switching element connected between the output of the feedback circuit and first or second potential. The second switching element is effective for enabling and disabling the feedback circuit.The first and second switching elements are opened/closed in reverse phase to each other. Feedback of the feedback circuit is prevented until the inverter circuit is driven from its "0" to its "1" holding state, so that driving of the inverter circuit becomes easy and operational stability and operating speed are enhanced.
摘要翻译： 一种半导体逻辑电路装置，包括由用于改变保持数据的场效应晶体管组成的第一开关元件，其输入端与第一开关元件的一端连接的反相器电路，其输入和输出与输出端连接的反馈电路 逆变器电路的输入以及连接在反馈电路的输出与第一或第二电位之间的第二开关元件。 第二开关元件对于启用和禁用反馈电路是有效的。 第一和第二开关元件以相反的方式彼此打开/关闭。 反馈电路的反馈被阻止，直到逆变器电路从其“0”驱动到“1”保持状态，使得逆变器电路的驱动变得容易，并且提高了操作稳定性和操作速度。
-
公开(公告)号：US5177706A
公开(公告)日：1993-01-05
申请号：US666518
申请日：1991-03-11
CPC分类号： G11C8/16
摘要： A semiconductor memory device includes a plurality of ports enabling simultaneous writing and reading of data of M words.times.N bits. A plurality of memory cells are arranged in (M/n) rows.times.(n.times.N) columns in a memory call array, write and read word lines are commonly connected to the memory cells of one row, and write column selecting line are connected to every n (the number of words) memory cells of the memory cells of one row. Write and read bit lines are connected to the memory cells of one column. Data is input to the write bit line from an input terminal through a write circuit. and data read from the memory cell is output to an output terminal through a sense amplifier. A first port is formed by the write word lines, the write column selecting lines, the write bit lines and the input terminal, and a second port is formed by the read word lines, read bit lines and the output terminal. M, N and n are natural numbers and M, N.gtoreq.n.
摘要翻译： 半导体存储器件包括多个端口，能够同时写入和读取M字×N位的数据。 多个存储单元以存储器调用阵列中的（M / n）行x（n×N）列排列，写入和读取字线通常连接到一行的存储单元，并且写列选择线连接到每n个 （单词数）一行存储单元的存储单元。 写和读位线连接到一列的存储单元。 数据通过写入电路从输入端输入写入位线。 并且从存储单元读取的数据通过读出放大器输出到输出端。 第一端口由写字线，写列选择线，写位线和输入端形成，第二端口由读字线，读位线和输出端形成。 M，N和n是自然数，M，N> / = n。
-
公开(公告)号：US4974226A
公开(公告)日：1990-11-27
申请号：US247288
申请日：1988-09-22
IPC分类号： G06F12/16 , G01R31/319 , G06F11/22 , G11C29/38 , G01R31/28
CPC分类号： G11C29/38 , G01R31/31917
摘要： Test data stored in a data register 13a are applied to a data generator 11a and compared with a 1 bit signal stored in a scan latch 1c to determine the coincidence or non-coincidence therebetween. Outputs from the data generator 11a are applied to RAM 10 to be written in a designated region in a memory cell array 6. Data read from the said region of the memory cell array 6 are compared with expected value data in a comparator 12. Thus, the collation of data is carried out.
摘要翻译： 将存储在数据寄存器13a中的测试数据应用于数据发生器11a，并与存储在扫描锁存器1c中的1位信号进行比较，以确定它们之间的一致或非重合。 来自数据发生器11a的输出被施加到RAM10以写入存储单元阵列6中的指定区域。从存储单元阵列6的所述区域读取的数据与比较器12中的期望值数据进行比较。因此， 进行数据整理。
-
4.发明申请SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE AND METHOD FOR MANUFACTURING SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE 有权半导体集成电路装置及制造半导体集成电路装置的方法公开(公告)号：US20140035055A1
公开(公告)日：2014-02-06
申请号：US14111549
申请日：2012-04-09
IPC分类号： H01L27/088 , H01L29/66
CPC分类号： H01L27/088 , H01L21/823842 , H01L21/823878 , H01L29/66477
摘要： MISFETs after the 32 nm technology node have a High-k gate insulating film and a metal gate electrode. Such MISFETs have the problem that the absolute value of the threshold voltage of n-MISFET and p-MISFET inevitably increases by the subsequent high temperature heat treatment. The threshold voltage is therefore controlled by forming various threshold voltage adjusting metal films on a High-k gate insulating film and introducing a film component from them into the High-k gate insulating film. The present inventors have however revealed that lanthanum or the like introduced into the High-k gate insulating film of the n-MISFET is likely to transfer to the STI region by the subsequent heat treatment.The semiconductor integrated circuit device according to the present invention is provided with an N channel threshold voltage adjusting element outward diffusion preventing region in the surface portion of the element isolation region below and at the periphery of the gate stack of the n-MISFET.
摘要翻译： 32nm技术节点之后的MISFET具有高k栅极绝缘膜和金属栅电极。 这样的MISFET的问题是，随后的高温热处理，n-MISFET和p-MISFET的阈值电压的绝对值不可避免地增加。 因此，通过在High-k栅极绝缘膜上形成各种阈值电压调整金属膜并将膜分量从它们引入到高k栅极绝缘膜中来控制阈值电压。 然而，本发明人揭示了引入到n-MISFET的高k栅极绝缘膜中的镧等可能通过随后的热处理转移到STI区域。 根据本发明的半导体集成电路器件在n-MISFET的栅极堆叠的下方和周围的元件隔离区域的表面部分中设置有N沟道阈值电压调节元件向外扩散防止区域。
-
公开(公告)号：US08269288B2
公开(公告)日：2012-09-18
申请号：US12253563
申请日：2008-10-17
申请人： Toshiaki Iwamatsu , Takashi Terada , Hirofumi Shinohara , Kozo Ishikawa , Ryuta Tsuchiya , Kiyoshi Hayashi
发明人： Toshiaki Iwamatsu , Takashi Terada , Hirofumi Shinohara , Kozo Ishikawa , Ryuta Tsuchiya , Kiyoshi Hayashi
IPC分类号： H01L29/06
CPC分类号： H01L29/66795 , H01L21/26506 , H01L21/26513 , H01L21/26586 , H01L21/28035 , H01L21/3081 , H01L21/3086 , H01L21/321 , H01L29/785
摘要： An object of the present invention is to provide a semiconductor device having a fin-type transistor that is excellent in characteristics by forming a fin-shaped semiconductor portion and a gate electrode with high precision or by making improvement regarding variations in characteristics among elements. The present invention is a semiconductor device including a fin-shaped semiconductor portion having a source region formed on one side thereof and a drain region formed on the other side thereof, and a gate electrode formed between the source region and the drain region to surround the fin-shaped semiconductor portion with a gate insulating film interposed therebetween. One solution for solving the problem according to the invention is that the gate electrode uses a metal material or a silicide material that is wet etchable.
摘要翻译： 本发明的目的是提供一种半导体器件，其具有通过以高精度形成鳍状半导体部分和栅极电极或通过改善元件之间的特性变化而具有优异的特性的鳍型晶体管。 本发明是一种半导体器件，包括：鳍状半导体部分，其一侧形成有源极区域，在其另一侧形成有漏极区域，以及形成在源极区域和漏极区域之间的栅电极， 翅片状半导体部分，其间具有栅极绝缘膜。 解决根据本发明的问题的一种解决方案是栅电极使用可湿蚀刻的金属材料或硅化物材料。
-
6.发明授权Machining method, program, machining-program generating program and machining apparatus of press die 有权加工方法，程序，加工程序生成程序和压模加工装置公开(公告)号：US08137038B2
公开(公告)日：2012-03-20
申请号：US12276441
申请日：2008-11-24
CPC分类号： B23C3/00 , B23C2220/56 , G05B19/4097 , Y10T409/300896 , Y10T409/303808 , Y10T409/304144 , Y10T409/307056 , Y10T409/308288 , Y10T409/30868 , Y10T483/1795
摘要： A machining method of a press die having a pierce cutter and a secondary relief-clearance area recessed inward relative to a profile of the pierce cutter is provided. A plunge cutting tool having a tool body and at least one edge portion provided on an outer circumference of an end of the tool body is used, the edge portion being protruding from the outer circumference of the tool body and being capable of carving while rotating around an axis of the tool body and moving in an axial direction of the tool body. While rotating the plunge cutting tool with an axis of the tool body being approximately parallel to a surface of the pierce cutter, the plunge cutting tool is relatively moved along the profile of the pierce cutter. The plunge cutting tool is also relatively moved in the axial direction of the tool body along the shape of the pierce cutter and the secondary relief-clearance area in a piercing direction each time the plunge cutting tool is relatively moved by a predetermined pitch.
摘要翻译： 提供了一种具有穿孔切割器和相对于穿孔刀的轮廓向内凹入的副卸压间隙区域的冲压模具的加工方法。 使用具有工具主体和设置在工具主体的端部的外周上的至少一个边缘部分的插入切削工具，该边缘部分从工具主体的外周突出并且能够在旋转周围进行雕刻 工具主体的轴线并沿着工具主体的轴向方向移动。 当刀具本体的轴线大致平行于穿孔刀的表面旋转插入式切割工具时，插入式切割工具沿着穿孔刀的轮廓相对移动。 每当插入式切削工具以预定的间距相对移动时，插入式切削工具也沿着穿孔刀具的形状沿着穿孔方向相对移动，并且在穿孔方向上相对移动。
-
公开(公告)号：US06245603B1
公开(公告)日：2001-06-12
申请号：US09498069
申请日：2000-02-04
申请人： Hirofumi Shinohara
发明人： Hirofumi Shinohara
IPC分类号： H01L21336
CPC分类号： H01L21/76897 , H01L29/1083 , H01L29/6659
摘要： A manufacturing method for a semiconductor device permits a MOSFET with a pocket layer to be securely formed even when microminiaturization makes it difficult to implant impurity ions at an angle with respect to a silicon substrate in manufacturing a semiconductor, a MOSFET having a pocket layer in particular. A gate electrode composed of a gate oxide film, a poly-silicon, and a tungsten silicide, and a nitride film pattern are selectively formed on a p-type silicon substrate, then p-type impurity ions are implanted perpendicularly to the p-type silicon substrate. A p-type ion implantation region formed by implanting the p-type impurity ions is diffused for activation to thereby form a pocket layer before another ion implantation region is formed.
摘要翻译： 半导体器件的制造方法允许具有袋层的MOSFET即使在制造半导体时微小化使得难以相对于硅衬底以一定角度注入杂质离子，特别是具有袋层的MOSFET也可以牢固地形成 。 在p型硅衬底上选择性地形成由栅极氧化膜，多晶硅和硅化钨构成的栅电极和氮化物膜图案，然后将p型杂质离子垂直于p型 硅衬底。 通过注入p型杂质离子形成的p型离子注入区域被扩散用于激活，从而在形成另一个离子注入区域之前形成袋层。
-
公开(公告)号：US5394338A
公开(公告)日：1995-02-28
申请号：US805139
申请日：1991-12-11
CPC分类号： G06F17/5068
摘要： A module cell generating device of a semiconductor integrated circuit includes a parameter input part for applying a designation parameter, a basic cell group storing the basic cells, and a basic cell arranging and wiring process part for generating layout designing data by utilizing a structure description part which is a control description for defining the arrangement method and the wiring method of the basic cells, the designation parameter, the structure description, and the basic cells. Furthermore, it includes a basic cell generating process part for generating the newly designated basic cells in accordance with the designation parameter.
摘要翻译： 半导体集成电路的模块单元产生装置包括用于应用指定参数的参数输入部分，存储基本单元的基本单元组，以及用于通过利用结构描述部分来生成布局设计数据的基本单元布置和布线处理部分 这是用于定义基本单元的布置方法和布线方法的控制描述，指定参数，结构描述和基本单元。 此外，它包括用于根据指定参数生成新指定的基本单元的基本单元产生处理部分。
-
公开(公告)号：USRE33280E
公开(公告)日：1990-07-31
申请号：US123106
申请日：1987-11-19
摘要： A memory matrix is segmented in the direction of columns into a plurality of groups of memory cells. The memory cells are accessible through respective preceding word lines each of which is provided for each of the rows of the matrix and commonly to all of the groups of the memory cells and group word lines each of which is provided per group and per row, so that a path for column current is set up during access time only in the column which belongs to a particular group including a particular memory to be accessed.
-
公开(公告)号：US4542486A
公开(公告)日：1985-09-17
申请号：US500608
申请日：1983-06-02
摘要： A semiconductor memory device is improved as regards current consumption and access time by dividing the memory cells into a plurality of columner groups and providing group selecting lines. Front-end word lines of low resistance are connected to outputs of row decoders, and AND gates receive selecting signals on the group selecting lines and the outputs of the front-end word lines. Word lines of a comparatively short length are connected to the AND outputs.
摘要翻译： 通过将存储单元划分成多个电容器组并提供组选择线，半导体存储器件关于电流消耗和存取时间被改进。 低电阻的前端字线连接到行解码器的输出，与门接收组选择线上的选择信号和前端字线的输出。 长度相对较短的字线连接到AND输出。
-
-
-
-
-
-
-
-
-
搜索结果
45 条记录 (耗时 0.024 秒)