Method of fabricating capacitor in semiconductor device
    3.
    发明授权
    Method of fabricating capacitor in semiconductor device 失效
    在半导体器件中制造电容器的方法

    公开(公告)号:US08035193B2

    公开(公告)日:2011-10-11

    申请号:US12343379

    申请日:2008-12-23

    IPC分类号: H01L27/00

    CPC分类号: H01L28/65

    摘要: A capacitor includes a bottom electrode, a dielectric layer and a top electrode over a substrate. A RuXTiYOZ film is included in at least one of the bottom and top electrodes, where x, y and z are positive real numbers. A method of fabricating the capacitor through a sequential formation of a bottom electrode, a dielectric layer and a top electrode over a substrate includes forming a RuXTiYOZ film during a formation of at least one of the bottom electrode and top electrode, where x, y and z are positive real numbers.

    摘要翻译: 电容器包括底部电极,电介质层和衬底上的顶部电极。 至少一个底部电极和顶部电极中包含RuXTiYOZ膜,其中x,y和z为正实数。 通过顺序形成底部电极,电介质层和衬底上的顶部电极来制造电容器的方法包括在形成底部电极和顶部电极中的至少一个时形成RuXTiYOZ膜,其中x,y和 z是正实数。

    Semiconductor device and method of fabricating the same
    6.
    发明授权
    Semiconductor device and method of fabricating the same 有权
    半导体装置及其制造方法

    公开(公告)号:US08134195B2

    公开(公告)日:2012-03-13

    申请号:US12346522

    申请日:2008-12-30

    IPC分类号: H01L27/108

    摘要: A semiconductor device, and a method of fabricating the semiconductor device, which is able to prevent a leaning phenomenon from occurring between the adjacent storage nodes. The method includes forming a plurality of multi-layered pillar type storage nodes each of which is buried in a plurality of mold layers, wherein the uppermost layers of the multi-layered pillar type storage nodes are fixed by a support layer, etching a portion of the support layer to form an opening, and supplying an etch solution through the opening to remove the multiple mold layers. A process of depositing and etching the mold layer by performing the process 2 or more times to form the multi-layered pillar type storage node. Thus, the desired capacitance is sufficiently secured and the leaning phenomenon is avoided between adjacent storage nodes.

    摘要翻译: 半导体器件以及制造该半导体器件的方法,其能够防止在相邻存储节点之间发生倾斜现象。 该方法包括:形成多个多层支柱型存储节点,每个堆叠在多个模具层中,其中多层支柱型存储节点的最上层由支撑层固定,蚀刻一部分 所述支撑层形成开口,并且通过所述开口提供蚀刻溶液以移除所述多个模具层。 通过进行2次以上的处理来沉积和蚀刻成形层的工序,形成多层支柱型存储节点。 因此,充分确保期望的电容,并且避免相邻存储节点之间的倾斜现象。

    Process condition evaluation method for liquid crystal display module
    10.
    发明授权
    Process condition evaluation method for liquid crystal display module 有权
    液晶显示模块的工艺条件评估方法

    公开(公告)号:US07858405B2

    公开(公告)日:2010-12-28

    申请号:US12314695

    申请日:2008-12-15

    IPC分类号: H01L21/66 G01R31/26 G01R31/00

    CPC分类号: G09G3/006 G09G3/3648

    摘要: A process condition evaluation method for a liquid crystal display module (LCM) includes: a first step of obtaining a threshold power measuring pattern, an analysis sample for a cell bonding status in an LCD fabrication process, and obtaining a lower substrate sample by separating an upper substrate from the threshold power measuring pattern; a second step of supplying voltages on a gate pad on the lower substrate sample with sequentially increasing a voltage level by a predetermined unit by using an electrical device, and obtaining a threshold current and a threshold voltage by measuring currents at a drain pad whenever voltage increased by a predetermined unit is applied to the gate pad; and a third step of obtaining threshold power based on the threshold current and the threshold voltage, and thereby evaluating process conditions of the LCM.

    摘要翻译: 液晶显示模块(LCM)的工艺条件评估方法包括:获得阈值功率测量图案的第一步骤,LCD制造工艺中的单元接合状态的分析样本,以及通过分离下一个 上基板从阈值功率测量图案; 第二步骤,通过使用电气装置依次增加预定单位的电压电平,在下部基板样品上的栅极焊盘上提供电压,并且每当电压增加时,通过测量漏极焊盘处的电流来获得阈值电流和阈值电压 通过预定单元施加到栅极焊盘; 以及第三步骤,基于阈值电流和阈值电压获得阈值功率,从而评估LCM的处理条件。