-
公开(公告)号:US20230260938A1
公开(公告)日:2023-08-17
申请号:US18141621
申请日:2023-05-01
Applicant: Microchip Technology Incorporated
Inventor: Justin Sato , Bony Chen , Yaojian Leng , Gerald Marsico , Julius Kovats
IPC: H01L23/00
CPC classification number: H01L24/05 , H01L24/03 , H01L24/08 , H01L24/89 , H01L2224/0361 , H01L2224/05557 , H01L2224/05578 , H01L2224/05639 , H01L2224/05724 , H01L2224/05839 , H01L2224/08225 , H01L2224/80895
Abstract: An integrated circuit device may include a multi-material toothed bond pad including (a) an array of vertically-extending teeth formed from a first material, e.g., aluminum, and (b) a fill material, e.g., silver, at least partially filling voids between the array of teeth. The teeth may be formed by depositing and etching aluminum or other suitable material, and the fill material may be deposited over the array of teeth and extending down into the voids between the teeth, and etched to expose top surfaces of the teeth. The array of teeth may collectively define an abrasive structure. The multi-material toothed bond pad may be bonded to another bond pad, e.g., using an ultrasonic or thermosonic bonding process, during which the abrasive teeth may abrade, break, or remove unwanted native oxide layers formed on the respective bond pad surfaces, to thereby create a direct and/or eutectic bonding between the bond pads.
-
公开(公告)号:US20230099856A1
公开(公告)日:2023-03-30
申请号:US17665749
申请日:2022-02-07
Applicant: Microchip Technology Incorporated
Inventor: Justin Sato , Bomy Chen , Yaojian Leng , Julius Kovats
IPC: H01L23/498 , H01L23/50 , H01L25/065
Abstract: An integrated circuit package module includes an integrated circuit package device including a contact element, and a bonding system formed on the integrated circuit package device. The bonding system includes a bonding system substrate and a bonding element formed in the bonding system substrate and conductively coupled to the contact element of the integrated circuit package device. The bonding element includes (a) a conduction component conductively connected to the contact element, the conduction component formed from a first metal having a first melting point, and (b) a bonding component formed from a second metal having a second melting point lower than the first melting point of the first metal.
-
公开(公告)号:US20250054912A1
公开(公告)日:2025-02-13
申请号:US18540971
申请日:2023-12-15
Applicant: Microchip Technology Incorporated
Inventor: Julius Kovats
IPC: H01L25/065 , H01L23/00 , H01L23/498
Abstract: A method of forming an integrated circuit (IC) device includes forming a first die block including a first die block substrate, a first die at least partially embedded in the first die block substrate, first die contacts located in a first die footprint, and first die block contacts laterally outside the first die footprint. A second die having a larger footprint than the first die footprint, and including second die inner contacts and second die outer contacts, is arranged face-to-face and spatially aligned relative to the first die. The second die is bonded to the first die block by a bonding process including (a) bonding respective second die inner contacts to respective first die contacts to define inner electrical connections between the first and second dies and (b) bonding respective second die outer contacts to respective first die block contacts to define outer electrical connections outside the first die footprint.
-
公开(公告)号:US12040282B2
公开(公告)日:2024-07-16
申请号:US17667275
申请日:2022-02-08
Applicant: Microchip Technology Incorporated
Inventor: Justin Sato , Bomy Chen , Anu Ramamurthy , Julius Kovats
IPC: H01L23/538 , H01L25/00 , H01L25/10 , H01L23/498 , H01R12/73
CPC classification number: H01L23/5385 , H01L25/105 , H01L25/50 , H01L23/49811 , H01L2225/1023 , H01L2225/107 , H01R12/737
Abstract: An electronic device includes a first interposer, a first integrated circuit (IC) device affixed to the first interposer, a second interposer, and a second IC device affixed to the second interposer. he second interposer is bonded to the first interposer. The first interposer includes first interposer circuitry and a first connection element electrically connected to the first interposer circuitry. The second interposer includes second interposer circuitry and a second connection element electrically connected to the second interposer circuitry. The second connection element is bonded to the first connection element to define a connection element pair. The connection element pair provides an electrical connection between the first interposer circuitry and the second interposer circuitry.
-
公开(公告)号:US11935824B2
公开(公告)日:2024-03-19
申请号:US17665749
申请日:2022-02-07
Applicant: Microchip Technology Incorporated
Inventor: Justin Sato , Bomy Chen , Yaojian Leng , Julius Kovats
IPC: H01L23/48 , H01L23/498 , H01L23/50 , H01L25/065
CPC classification number: H01L23/49838 , H01L23/49827 , H01L23/49866 , H01L23/50 , H01L25/0652
Abstract: An integrated circuit package module includes an integrated circuit package device including a contact element, and a bonding system formed on the integrated circuit package device. The bonding system includes a bonding system substrate and a bonding element formed in the bonding system substrate and conductively coupled to the contact element of the integrated circuit package device. The bonding element includes (a) a conduction component conductively connected to the contact element, the conduction component formed from a first metal having a first melting point, and (b) a bonding component formed from a second metal having a second melting point lower than the first melting point of the first metal.
-
6.
公开(公告)号:US20240282723A1
公开(公告)日:2024-08-22
申请号:US18351591
申请日:2023-07-13
Applicant: Microchip Technology Incorporated
Inventor: Matthew Martin , Bomy Chen , Julius Kovats
IPC: H01L23/64 , H01L21/3105 , H01L23/00 , H01L23/31 , H01L23/498 , H01L25/16
CPC classification number: H01L23/645 , H01L21/3105 , H01L23/3107 , H01L23/49822 , H01L23/49838 , H01L24/08 , H01L24/24 , H01L25/16 , H01L2224/08235 , H01L2224/24226 , H01L2924/1206
Abstract: An integrated circuit (IC) package includes a bare die mounted on a substrate, and a conductive routing region including conductive routing structure and an inductor. The conductive routing structure is conductively connected to the bare die, and includes conductive elements formed in multiple conductive routing layers in the conductive routing region. The inductive device includes a winding formed in at least one conductive routing layer of the multiple conductive routing layers.
-
7.
公开(公告)号:US20230290765A1
公开(公告)日:2023-09-14
申请号:US18064971
申请日:2022-12-13
Applicant: Microchip Technology Incorporated
Inventor: Justin Sato , Bomy Chen , Julius Kovats , Anu Ramamurthy
IPC: H01L25/18 , H01L25/065 , H01L23/498 , H01L23/00 , H01L25/00
CPC classification number: H01L25/18 , H01L25/0652 , H01L23/49811 , H01L24/40 , H01L24/16 , H01L24/73 , H01L24/48 , H01L24/37 , H01L24/84 , H01L24/95 , H01L25/50 , H01L2224/16225 , H01L2224/37147 , H01L2224/40235 , H01L2224/48245 , H01L2224/73255 , H01L2224/40105 , H01L2224/40137 , H01L2224/40499 , H01L2924/0105 , H01L2224/84201 , H01L2224/95 , H01L2224/84007 , H01L23/49827 , H01L23/481
Abstract: An apparatus having a substrate having first and second substrate contacts; a chip having a front-side chip contact and first and second back-side chip contacts, the front-side chip contact electrically connected to the first substrate contact; a chiplet having a chiplet contact electrically connected the first back-side chip contact; and a lead electrically connected to the second back-side chip contact and electrically connected to the second substrate contact.
-
公开(公告)号:US20250096060A1
公开(公告)日:2025-03-20
申请号:US18585335
申请日:2024-02-23
Applicant: Microchip Technology Incorporated
Inventor: Mankit Lam , Julius Kovats
Abstract: An integrated circuit (IC) device includes a die including a silicon region having a coefficient of thermal expansion (CTEsilicon), and a conductive contact on a first side of the first die. An encapsulant laterally adjacent the silicon region of the first die has a coefficient of thermal expansion (CTEencapsulant), wherein a mismatch between the CTEsilicon and the CTEencapsulant defines a thermal stress interface between the silicon region and the encapsulant. The IC device includes a dielectric layer formed over the first die and the encapsulant, and includes a dielectric spacer region extending over and laterally across the thermal stress interface. The IC device includes a redistribution layer (RDL) including an RDL element formed over the dielectric spacer region and electrically connected to the conductive contact through an opening in the dielectric layer, wherein the RDL element is physically spaced apart from the thermal stress interface by the dielectric spacer region.
-
公开(公告)号:US12205910B2
公开(公告)日:2025-01-21
申请号:US18141621
申请日:2023-05-01
Applicant: Microchip Technology Incorporated
Inventor: Justin Sato , Bomy Chen , Yaojian Leng , Gerald Marsico , Julius Kovats
Abstract: An integrated circuit device may include a multi-material toothed bond pad including (a) an array of vertically-extending teeth formed from a first material, e.g., aluminum, and (b) a fill material, e.g., silver, at least partially filling voids between the array of teeth. The teeth may be formed by depositing and etching aluminum or other suitable material, and the fill material may be deposited over the array of teeth and extending down into the voids between the teeth, and etched to expose top surfaces of the teeth. The array of teeth may collectively define an abrasive structure. The multi-material toothed bond pad may be bonded to another bond pad, e.g., using an ultrasonic or thermosonic bonding process, during which the abrasive teeth may abrade, break, or remove unwanted native oxide layers formed on the respective bond pad surfaces, to thereby create a direct and/or eutectic bonding between the bond pads.
-
10.
公开(公告)号:US20240282740A1
公开(公告)日:2024-08-22
申请号:US18215351
申请日:2023-06-28
Applicant: Microchip Technology Incorporated
Inventor: Matthew Martin , Bomy Chen , Julius Kovats
IPC: H01L23/00 , H01L23/31 , H01L25/065
CPC classification number: H01L24/24 , H01L23/3121 , H01L24/19 , H01L24/20 , H01L24/82 , H01L25/0655 , H01L2224/19 , H01L2224/2101 , H01L2224/211 , H01L2224/215 , H01L2224/24011 , H01L2224/24101 , H01L2224/24137 , H01L2224/82106 , H01L2924/01029 , H01L2924/1205
Abstract: An integrated circuit (IC) package includes a bare die mounted on a substrate, and a conductive routing region formed over the bare die, the conductive routing region including a conductive routing structure and a capacitor formed in multiple conductive routing layers. The bare die includes IC circuitry, a dielectric region at least partially encapsulating the IC circuitry, and an IC contact exposed through the dielectric region. The conductive routing structure formed in the conductive routing region is conductively connected to the IC contact of the bare die. The capacitor formed in the conductive routing region includes a first capacitor electrode and a second capacitor electrode formed in one or more of the conductive routing layers, and a capacitor dielectric element formed between the first capacitor electrode and the second capacitor electrode.
-
-
-
-
-
-
-
-
-