-
公开(公告)号:US11360711B2
公开(公告)日:2022-06-14
申请号:US17092860
申请日:2020-11-09
Applicant: SAMSUNG ELECTRONICS CO., LTD.
Inventor: Chulseung Lee , Seonghoon Woo , Kyuwook Han , Daehyun Kim
Abstract: A storage device includes a first memory device, a second memory device, and a controller. The first memory device and the second memory device share the same channel to communicate with the controller. Communication between the first memory device and the controller and communication between the second memory device and the controller are mutually exclusive. When the controller receives a read request directed to the second memory device while the controller processes a direct memory access (DMA) operation directed to the first memory device, the controller suspends the DMA operation and transmits a read command associated with the read request to the second memory device.
-
公开(公告)号:US11836041B2
公开(公告)日:2023-12-05
申请号:US17900336
申请日:2022-08-31
Applicant: SAMSUNG ELECTRONICS CO., LTD.
Inventor: Chulseung Lee , Soon Suk Hwang , Choongeui Lee
CPC classification number: G06F11/1068 , G06F3/0619 , G06F3/0659 , G06F3/0679 , G11C7/1084 , G11C7/22 , G11C29/52 , G11C2207/2254
Abstract: A storage device includes a nonvolatile memory device, and a controller that reads first data from the nonvolatile memory device. When a number of first errors of the first data is not smaller than a first threshold value, the controller determines whether the first errors include timing errors arising from a variation of signal transmission timings between the nonvolatile memory device and the controller and performs a retraining operation on the signal transmission timings when the first errors include the timing errors.
-
公开(公告)号:US10970164B2
公开(公告)日:2021-04-06
申请号:US16248540
申请日:2019-01-15
Applicant: SAMSUNG ELECTRONICS CO., LTD.
Inventor: Chulseung Lee , Soon Suk Hwang , Choongeui Lee
Abstract: A storage device includes a nonvolatile memory device, and a controller that reads first data from the nonvolatile memory device. When a number of first errors of the first data is not smaller than a first threshold value, the controller determines whether the first errors include timing errors arising from a variation of signal transmission timings between the nonvolatile memory device and the controller and performs a retraining operation on the signal transmission timings when the first errors include the timing errors.
-
公开(公告)号:US09589614B2
公开(公告)日:2017-03-07
申请号:US14919068
申请日:2015-10-21
Applicant: Samsung Electronics Co., Ltd.
Inventor: Chulseung Lee , Kyuwook Han , Jake Eu
CPC classification number: G11C8/06 , G06F2212/7208 , G11C8/12 , G11C16/0483 , G11C16/08 , G11C16/20
Abstract: A storage device includes first and second nonvolatile memory groups that respectively include first and second nonvolatile memory chips, a memory controller connected to the first and second nonvolatile memory groups in common through input/output lines and at least one control line, and a group select circuit connected to the memory controller through the at least one control line and chip enable lines. The group select circuit is connected to the first and second nonvolatile memory groups through a plurality of first and second chip enable lines, respectively. The group select circuit, in response to receiving a control signal through the at least one control line, is configured to transmit chip enable signals to a selected memory group among the first nonvolatile memory group and the second nonvolatile memory group through selected chip enable lines among the first chip enable lines and the second chip enable lines.
Abstract translation: 存储装置包括分别包括第一和第二非易失性存储器芯片的第一和第二非易失性存储器组,通过输入/输出线和至少一个控制线连接到第一和第二非易失性存储器组的存储器控制器,以及组选择 电路通过至少一个控制线和芯片使能线连接到存储器控制器。 组选择电路分别通过多个第一和第二芯片使能线连接到第一和第二非易失性存储器组。 组选择电路响应于通过至少一个控制线接收控制信号,被配置为通过所选择的芯片使能线在第一非易失性存储器组和第二非易失性存储器组之间向选定的存储器组发送芯片使能信号, 第一芯片使能线和第二芯片使能线。
-
公开(公告)号:US11704064B2
公开(公告)日:2023-07-18
申请号:US17321919
申请日:2021-05-17
Applicant: SAMSUNG ELECTRONICS CO., LTD.
Inventor: Choongeui Lee , Chulseung Lee
CPC classification number: G06F3/0659 , G06F3/0604 , G06F3/0679 , G06F13/1689 , G11C7/1093 , G11C7/222
Abstract: A memory controller configured to control a non-volatile memory device includes: a signal generator configured to generate a plurality of control signals comprising a first signal and a second control signal; a core configured to provide a command for an operation of the non-volatile device; and a controller interface circuit configured to interface with the non-volatile memory device, wherein the controller interface circuit comprises a first transmitter connected to a first signal line and a second signal line; and a first receiver connected to the first signal line, and the first control signal and the second control signal are respectively transmitted to the non-volatile memory device through the first signal line and the second signal line.
-
公开(公告)号:US10831405B2
公开(公告)日:2020-11-10
申请号:US15960644
申请日:2018-04-24
Applicant: SAMSUNG ELECTRONICS CO., LTD.
Inventor: Chulseung Lee , Seonghoon Woo , Kyuwook Han , Daehyun Kim
Abstract: A storage device includes a first memory device, a second memory device, and a controller. The first memory device and the second memory device share the same channel to communicate with the controller. Communication between the first memory device and the controller and communication between the second memory device and the controller are mutually exclusive. When the controller receives a read request directed to the second memory device while the controller processes a direct memory access (DMA) operation directed to the first memory device, the controller suspends the DMA operation and transmits a read command associated with the read request to the second memory device.
-
公开(公告)号:US10403375B2
公开(公告)日:2019-09-03
申请号:US15953992
申请日:2018-04-16
Applicant: Samsung Electronics Co., Ltd.
Inventor: Chulseung Lee , Soon Suk Hwang , ChoongEui Lee
IPC: G11C16/10 , G11C16/32 , G11C16/26 , G11C16/04 , H01L25/065
Abstract: A storage device includes a plurality of nonvolatile memory devices each exchanging data by using a data strobe signal and a data signal, and a storage controller categorizing the plurality of nonvolatile memory devices into a plurality of groups and performing training in units of the plurality of groups. The storage controller performs data training on a first nonvolatile memory device selected in a first group of the plurality of groups and sets a delay of a data signal of a second nonvolatile memory device included in the first group by using a result value of the data training for the first nonvolatile memory device.
-
公开(公告)号:US10366022B2
公开(公告)日:2019-07-30
申请号:US15871637
申请日:2018-01-15
Applicant: SAMSUNG ELECTRONICS CO., LTD.
Inventor: Chulseung Lee , Taesung Lee , Choongeui Lee , Soon Suk Hwang
Abstract: A data training method of a storage device, which includes a storage controller and a nonvolatile memory device, includes transmitting a read training command to the nonvolatile memory device, receiving a first training pattern output from the nonvolatile memory device in response to the read training command, receiving a second training pattern output from the nonvolatile memory device in response to the read training command, comparing the received first training pattern and the received second training pattern with a reference pattern, and determining a read timing offset of the storage controller depending on the comparison result.
-
公开(公告)号:US20190080774A1
公开(公告)日:2019-03-14
申请号:US15953992
申请日:2018-04-16
Applicant: Samsung Electronics Co., Ltd.
Inventor: Chulseung Lee , Soon Suk Hwang , ChoongEui Lee
CPC classification number: G11C16/32 , G06F13/1689 , G06F13/4239 , G11C5/04 , G11C7/1066 , G11C7/1093 , G11C16/0483 , G11C16/10 , G11C16/26 , G11C2207/2254 , H01L25/0657 , H01L2225/0651
Abstract: A storage device includes a plurality of nonvolatile memory devices each exchanging data by using a data strobe signal and a data signal, and a storage controller categorizing the plurality of nonvolatile memory devices into a plurality of groups and performing training in units of the plurality of groups. The storage controller performs data training on a first nonvolatile memory device selected in a first group of the plurality of groups and sets a delay of a data signal of a second nonvolatile memory device included in the first group by using a result value of the data training for the first nonvolatile memory device.
-
公开(公告)号:US11461172B2
公开(公告)日:2022-10-04
申请号:US17198315
申请日:2021-03-11
Applicant: SAMSUNG ELECTRONICS CO., LTD.
Inventor: Chulseung Lee , Soon Suk Hwang , Choongeui Lee
Abstract: A storage device includes a nonvolatile memory device, and a controller that reads first data from the nonvolatile memory device. When a number of first errors of the first data is not smaller than a first threshold value, the controller determines whether the first errors include timing errors arising from a variation of signal transmission timings between the nonvolatile memory device and the controller and performs a retraining operation on the signal transmission timings when the first errors include the timing errors.
-
-
-
-
-
-
-
-
-