-
公开(公告)号:US20240014284A1
公开(公告)日:2024-01-11
申请号:US18195657
申请日:2023-05-10
Applicant: SAMSUNG ELECTRONICS CO., LTD.
Inventor: Seungmin SONG , Myungil KANG , Hyojin KIM , Doyoung CHOI
IPC: H01L29/423 , H01L27/092 , H01L29/786 , H01L29/775 , H01L23/528 , H01L29/417 , H01L29/06
CPC classification number: H01L29/42392 , H01L27/092 , H01L29/78696 , H01L29/775 , H01L23/5283 , H01L29/41775 , H01L29/0673
Abstract: A semiconductor device includes an active region on a substrate; channel layers on the active region spaced apart from each other and including lower and upper channel layers; an intermediate insulating layer between an uppermost lower channel layer and a lowermost upper channel layer; a gate intersecting the active region and including a lower gate electrode surrounding the lower channel layers and an upper gate electrode surrounding the upper channel layers; an insulating pattern between the upper and lower gate electrodes on a side of the intermediate insulating layer; source/drain regions on at least one side of the gate, and including lower source/drain regions connected to the lower channel layers and upper source/drain regions connected to the upper channel layers; and a contact plug including a horizontal extension portion connected to the lower source/drain regions, and a vertical extension portion connected to the horizontal extension portion.
-
公开(公告)号:US20170148877A1
公开(公告)日:2017-05-25
申请号:US15423406
申请日:2017-02-02
Applicant: Samsung Electronics Co., Ltd.
Inventor: Jongki JUNG , Myungil KANG , Yoonhae KIM , Kwanheum LEE
IPC: H01L29/08 , H01L21/8234 , H01L29/66 , H01L29/78 , H01L27/088 , H01L29/06
CPC classification number: H01L29/0847 , H01L21/823418 , H01L21/823431 , H01L27/0886 , H01L29/0653 , H01L29/1608 , H01L29/161 , H01L29/165 , H01L29/6653 , H01L29/66545 , H01L29/7848 , H01L29/7851
Abstract: A semiconductor device includes a substrate, an active fin protruding from the substrate, and an asymmetric diamond-shaped source/drain disposed on an upper surface of the active fin. The source/drain includes a first crystal growth portion and a second crystal growth portion sharing a plane with the first crystal growth portion and having a lower surface disposed at a lower level than a lower surface of the first crystal growth portion.
-
公开(公告)号:US20250089314A1
公开(公告)日:2025-03-13
申请号:US18588089
申请日:2024-02-27
Applicant: Samsung Electronics Co., Ltd.
Inventor: Donghoon HWANG , Hyojin KIM , Byungho MOON , Myungil KANG , Doyoung CHOI
IPC: H01L29/06 , H01L27/092 , H01L29/417 , H01L29/423 , H01L29/775 , H01L29/786
Abstract: A three-dimensional semiconductor device includes a first active region on a substrate, including a first active region on a substrate, including a lower channel pattern and lower source/drain patterns connected to the lower channel pattern, the lower channel pattern including a plurality of lower semiconductor patterns stacked and spaced apart from each other in a first direction that is perpendicular to an upper surface of the substrate, and the lower semiconductor patterns including a lowermost first semiconductor pattern, a second active region stacked on the first active region, including an upper channel pattern and an upper source/drain pattern connected to the upper channel pattern, a lower gate electrode on the lower channel pattern, and a lower insulating pattern under the first semiconductor pattern, the first semiconductor pattern spaced apart from the lower insulating pattern in the first direction. The lower gate electrode includes a first portion adjacent to a first sidewall of the lower insulating pattern and extending in the first direction from an upper surface to a bottom surface of the lower gate electrode, a second portion adjacent to a second sidewall of the lower insulating pattern and extending in the first direction from the upper surface to the bottom surface of the lower gate electrode, the second sidewall facing the first sidewall in a second direction which is perpendicular to the first direction, and a third portion in contact with a bottom surface of the lower insulating pattern and extending from the first portion to the second portion in the second direction.
-
公开(公告)号:US20240204050A1
公开(公告)日:2024-06-20
申请号:US18588586
申请日:2024-02-27
Applicant: Samsung Electronics Co., Ltd.
Inventor: Jongki JUNG , Myungil KANG , Yoonhae KIM , Kwanheum LEE
IPC: H01L29/08 , H01L21/8234 , H01L27/088 , H01L29/06 , H01L29/16 , H01L29/161 , H01L29/165 , H01L29/66 , H01L29/78
CPC classification number: H01L29/0847 , H01L21/823418 , H01L21/823431 , H01L27/0886 , H01L29/0653 , H01L29/1608 , H01L29/161 , H01L29/165 , H01L29/6653 , H01L29/66545 , H01L29/7848 , H01L29/7851
Abstract: A semiconductor device includes a substrate, a first active fin on the substrate, the first active fin including a first side surface and a second side surface opposing the first side surface, a second active fin on the substrate, the second active fin including a third side surface facing the second side surface and a fourth side surface opposing the third side surface of the second active fin, a first isolation layer on the first side surface of the first active fin, a second isolation layer between the second side surface of the first active fin and the third side surface of the second active fin, a third isolation layer on the fourth side surface of the second active fin and a merged source/drain on the first and second active fins.
-
公开(公告)号:US20220246724A1
公开(公告)日:2022-08-04
申请号:US17725617
申请日:2022-04-21
Applicant: SAMSUNG ELECTRONICS CO., LTD.
Inventor: Jongki Jung , Myungil KANG , Yoonhae KIM , Kwanheum LEE
IPC: H01L29/08 , H01L29/161 , H01L29/16 , H01L29/165 , H01L29/78 , H01L29/06 , H01L21/8234 , H01L27/088 , H01L29/66
Abstract: A semiconductor device includes a substrate, a first active fin on the substrate, the first active fin including a first side surface and a second side surface opposing the first side surface, a second active fin on the substrate, the second active fin including a third side surface facing the second side surface and a fourth side surface opposing the third side surface of the second active fin, a first isolation layer on the first side surface of the first active fin, a second isolation layer between the second side surface of the first active fin and the third side surface of the second active fin, a third isolation layer on the fourth side surface of the second active fin and a merged source/drain on the first and second active fins.
-
公开(公告)号:US20250126861A1
公开(公告)日:2025-04-17
申请号:US18745312
申请日:2024-06-17
Applicant: SAMSUNG ELECTRONICS CO., LTD.
Inventor: Wooseok PARK , Donghoon HWANG , Myungil KANG , Wookhwan SONG , Doyoung CHOI
IPC: H01L29/08 , H01L29/06 , H01L29/423 , H01L29/775 , H01L29/786
Abstract: A semiconductor device includes: a substrate; an active region extending in a first direction on the substrate; a gate structure extending in a second direction on the active region and intersecting the active region; a source/drain region on the active region on a side of the gate structure; a separation pattern extending in the first direction and separating the gate structure; and a contact structure on the separation pattern and crossing the separation pattern, the contact structure being electrically connected to the source/drain region, wherein the contact structure includes a first portion and a second portion, the first portion contacts the separation pattern, the second portion contacts the source/drain region, a lower surface of the second portion is at a level lower than a lower surface of the first portion, and a lowermost end of the contact structure is spaced apart from the separation pattern.
-
公开(公告)号:US20250072066A1
公开(公告)日:2025-02-27
申请号:US18412812
申请日:2024-01-15
Applicant: Samsung Electronics Co., Ltd.
Inventor: Wooseok PARK , Wookhwan SONG , Donghoon HWANG , Myungil KANG , Taehyun RYU , Namhyun LEE
IPC: H01L29/06 , H01L29/417 , H01L29/423 , H01L29/775 , H01L29/786
Abstract: A semiconductor device may include a first active pattern, a second active pattern spaced apart at a first distance from the first active pattern, a third active pattern spaced apart at a second distance from the second active pattern, a first device isolation layer between the first and second active patterns, a second device isolation layer between the second and third active patterns, a first channel structure overlapping the first active pattern, a second channel structure overlapping the second active pattern, a third channel structure overlapping the third active pattern, and a separation dielectric layer between the first and second channel structures. The separation dielectric layer may overlap the first device isolation layer. A level of a top surface of the first device isolation layer may be higher than a level of a top surface of the second device isolation layer.
-
公开(公告)号:US20250031412A1
公开(公告)日:2025-01-23
申请号:US18677236
申请日:2024-05-29
Applicant: SAMSUNG ELECTRONICS CO., LTD.
Inventor: Hyojin KIM , Donghoon HWANG , Myungil KANG
IPC: H01L29/417 , H01L23/528 , H01L29/06 , H01L29/40 , H01L29/423 , H01L29/66 , H01L29/775 , H01L29/786
Abstract: A semiconductor device includes gate structures on an insulation structure, the gate structures disposed in a second direction substantially parallel to an upper surface of the insulation structure, source/drain layers at opposite sides, respectively, of each gate structure in a first direction intersecting the second direction, semiconductor patterns disposed in a third direction substantially perpendicular to the upper surface of the insulation structure, the semiconductor patterns extending through each of the gate structures and contacting the source/drain layers, a first division pattern between the gate structures, and a connection pattern extending into and contacting an upper portion of the first division pattern and upper portions of the gate structures adjacent to the first division pattern, a lower surface of the connection pattern being lower than upper surfaces of the gate structures and an upper surface of the connection pattern being higher than the upper surfaces of the gate structures.
-
公开(公告)号:US20240047456A1
公开(公告)日:2024-02-08
申请号:US17984042
申请日:2022-11-09
Applicant: SAMSUNG ELECTRONICS CO., LTD.
Inventor: Ming HE , Mehdi SAREMI , Rebecca PARK , Muhammed AHOSAN UL KARIM , Harsono SIMKA , Sungil PARK , Myungil KANG , Kyungho KIM , Doyoung CHOI , JaeHyun PARK
IPC: H01L27/088 , H01L29/417 , H01L29/06 , H01L29/423 , H01L29/78
CPC classification number: H01L27/088 , H01L29/41725 , H01L29/0607 , H01L29/42392 , H01L29/0673 , H01L29/785
Abstract: Provided is a three-dimensionally stacked field-effect transistor (3DSFET) device which includes: a 1st lower source/drain region and a 2nd lower source/drain region connected to each other through a 1st lower channel structure controlled by a 1st gate structure; and a 1st upper source/drain region and a 2nd upper source/drain regions, respectively above the 1st lower source/drain region and the 2nd lower source/drain region, and connected to each other through a 1st upper channel structure controlled by the 1st gate structure, wherein the 2nd lower source/drain region and the 2nd upper source/drain region form a PN junction therebetween.
-
公开(公告)号:US20200279919A1
公开(公告)日:2020-09-03
申请号:US16875314
申请日:2020-05-15
Applicant: SAMSUNG ELECTRONICS CO., LTD.
Inventor: Jongki JUNG , Myungil KANG , Yoonhae KIM , Kwanheum LEE
IPC: H01L29/08 , H01L29/161 , H01L29/16 , H01L29/165 , H01L29/78 , H01L29/06 , H01L21/8234 , H01L27/088 , H01L29/66
Abstract: A semiconductor device includes a substrate, a first active fin on the substrate, the first active fin including a first side surface and a second side surface opposing the first side surface, a second active fin on the substrate, the second active fin including a third side surface facing the second side surface and a fourth side surface opposing the third side surface of the second active fin, a first isolation layer on the first side surface of the first active fin, a second isolation layer between the second side surface of the first active fin and the third side surface of the second active fin, a third isolation layer on the fourth side surface of the second active fin and a merged source/drain on the first and second active fins.
-
-
-
-
-
-
-
-
-