-
公开(公告)号:US20240256146A1
公开(公告)日:2024-08-01
申请号:US18134928
申请日:2023-04-14
Applicant: Silicon Storage Technology, Inc.
Inventor: Hieu Van Tran , Thuan Vu , Kha Nguyen , Stephen Trinh , Stanley Hong , Hien Pham
IPC: G06F3/06
CPC classification number: G06F3/0619 , G06F3/0659 , G06F3/0679
Abstract: Numerous examples are disclosed of systems and methods to implement redundancy. In one example, a system comprises an array of non-volatile memory cells; a redundant array of non-volatile memory cells; and an input block coupled to respective rows in the array and respective rows in the redundant array and comprising row tag registers and redundant row tag registers.
-
公开(公告)号:US20240098991A1
公开(公告)日:2024-03-21
申请号:US18520526
申请日:2023-11-27
Applicant: Silicon Storage Technology, Inc.
Inventor: Hieu Van Tran , Thuan Vu , Stephen Trinh , Stanley Hong , Toan Le , Nghia Le , Hien Pham
IPC: H10B41/42 , G06N3/08 , G11C16/04 , H01L29/788
CPC classification number: H10B41/42 , G06N3/08 , G11C16/0425 , H01L29/7883
Abstract: In one example, a system comprises an array comprising selected memory cells; an input block configured to apply, to each selected memory cell, a series of input signals to a terminal of the selected memory cell in response to a series of input bits; and an output block for generating an output of the selected memory cells, the output block comprising an analog-to-digital converter to convert current from the selected memory cells into a digital value, a shifter, an adder, and a register; wherein the shifter, adder, and register are configured to receive a series of digital values in response to the series of input bits, shift each digital value in the series of digital values based on a bit location of an input bit within the series of input bits, and add results of the shift operations to generate an output indicating values stored in the selected memory cells.
-
123.
公开(公告)号:US11915747B2
公开(公告)日:2024-02-27
申请号:US17856839
申请日:2022-07-01
Applicant: Silicon Storage Technology, Inc.
Inventor: Hieu Van Tran , Thuan Vu , Stephen Trinh , Stanley Hong , Anh Ly , Steven Lemke , Vipin Tiwari , Nhan Do
CPC classification number: G11C11/54 , G06N3/065 , G11C16/0483 , G11C16/08 , G11C16/10 , G11C16/16 , G11C16/3418 , G11C2216/04
Abstract: Numerous examples for performing tuning of a page or a word of non-volatile memory cells in an analog neural memory are disclosed. In one example, an analog neural memory system comprises an array of non-volatile memory cells arranged into rows and columns, each non-volatile memory cell comprising a word line terminal, a bit line terminal, and an erase gate terminal; a plurality of word lines, each word line coupled to word line terminals of a row of non-volatile memory cells; a plurality of bit lines, each bit line coupled to bit line terminals of a column of non-volatile memory cells; and a plurality of erase gate enable transistors, each erase gate enable transistor coupled to erase gate terminals of a word of non-volatile memory cells.
-
公开(公告)号:US20230325649A1
公开(公告)日:2023-10-12
申请号:US17847486
申请日:2022-06-23
Applicant: Silicon Storage Technology, Inc.
Inventor: Hieu Van Tran , Thuan Vu , Stanley Hong , Stephen Trinh , Mark Reiten
CPC classification number: G06N3/0635 , G06F17/16
Abstract: Numerous examples are disclosed of an artificial neural network that comprises vector-by-matrix multiplication arrays utilizing analog inputs. In one example, a system comprises a vector by matrix multiplication array comprising a plurality of non-volatile memory cells arranged in rows and columns, a capacitor comprising a first terminal and a second terminal, the second terminal coupled to a common potential, a row decoder to enable an application of an input signal to the first terminal of the capacitor in response to an address, and a buffer coupled to the first terminal of the capacitor, the buffer to generate an output voltage for a respective row of the vector by matrix multiplication array.
-
公开(公告)号:US11727989B2
公开(公告)日:2023-08-15
申请号:US17734807
申请日:2022-05-02
Applicant: Silicon Storage Technology, Inc.
Inventor: Hieu Van Tran , Thuan Vu , Stanley Hong , Anh Ly , Vipin Tiwari , Nhan Do
IPC: G11C16/04 , G06N3/08 , H01L29/788 , H10B41/30 , G06N3/045
CPC classification number: G11C16/0425 , G06N3/08 , H01L29/7883 , H01L29/7885 , H10B41/30 , G06N3/045
Abstract: Numerous embodiments are disclosed for a high voltage generation algorithm and system for generating high voltages necessary for a particular programming operation in analog neural memory used in a deep learning artificial neural network. In one example, a method for programming a plurality of non-volatile memory cells in an array of non-volatile memory cells, comprises generating a high voltage, and programming a plurality of non-volatile memory cells in an array using the high voltage when a programming enable signal is asserted and providing a feedback loop to maintain the high voltage while programming the plurality of non-volatile memory cells.
-
公开(公告)号:US20230178147A1
公开(公告)日:2023-06-08
申请号:US18103383
申请日:2023-01-30
Applicant: Silicon Storage Technology, Inc.
Inventor: Hieu Van Tran , Thuan Vu , Stephen Trinh , Stanley Hong , Anh Ly , Vipin Tiwari
CPC classification number: G11C11/54 , G11C16/0425 , G06N3/063 , G11C16/26 , G11C16/0416 , G11C16/28 , H03F3/005 , H03M1/164 , G06N3/065 , H03M1/38
Abstract: Numerous embodiments of analog neural memory arrays are disclosed. In one embodiment, a system comprises a first array of non-volatile memory cells, wherein the cells are arranged in rows and columns and the non-volatile memory cells in one or more of the columns stores W+ values, and wherein one of the columns in the first array is a dummy column; and a second array of non-volatile memory cells, wherein the cells are arranged in rows and columns and the non-volatile memory cells in one or more of the columns stores W− values, and wherein one of the columns in the second array is a dummy column; wherein pairs of cells from the first array and the second array store a differential weight, W, according to the formula W=(W+)−(W−).
-
127.
公开(公告)号:US11646078B2
公开(公告)日:2023-05-09
申请号:US17199243
申请日:2021-03-11
Applicant: Silicon Storage Technology, Inc.
Inventor: Hieu Van Tran , Anh Ly , Thuan Vu , Stanley Hong , Feng Zhou , Xian Liu , Nhan Do
CPC classification number: G11C13/004 , G11C13/003 , G11C13/0007 , G11C13/0023 , G11C13/0026 , G11C13/0028 , G11C13/0061 , G11C13/0064 , G11C13/0069 , G11C2013/009 , G11C2013/0042 , G11C2013/0054 , G11C2013/0066 , G11C2013/0078 , G11C2013/0083 , G11C2213/32 , G11C2213/52 , G11C2213/56 , G11C2213/79 , G11C2213/82 , H10B63/30 , H10N70/821 , H10N70/8418 , H10N70/8833
Abstract: Numerous embodiments of circuitry for a set-while-verify operation and a reset-while verify operation for resistive random access memory cells are disclosed. In one embodiment, a set-while-verify circuit for performing a set operation on a selected RRAM cell in the array applies a combination of voltages or current to a bit line, word line, and source line associated with the selected RRAM cell and stops said applying when the set operation is complete. In another embodiment, a reset-while-verify circuit for performing a reset operation on a selected RRAM cell in the array applies a combination of voltages or current to a bit line, word line, and source line associated with the selected RRAM cell and stops said applying when the reset operation is complete.
-
公开(公告)号:US11532354B2
公开(公告)日:2022-12-20
申请号:US17024410
申请日:2020-09-17
Applicant: Silicon Storage Technology, Inc.
Inventor: Hieu Van Tran , Thuan Vu , Stephen Trinh , Stanley Hong , Anh Ly , Steven Lemke , Vipin Tiwari , Nhan Do
Abstract: Numerous embodiments for performing tuning of a page or a word of non-volatile memory cells in an analog neural memory are disclosed. High voltage circuits used to generate high voltages applied to terminals of the non-volatile memory cells during the precision tuning process are also disclosed. Programming sequences for the application of the voltages to the terminals to minimize the occurrence of disturbances during tuning are also disclosed.
-
129.
公开(公告)号:US11373707B2
公开(公告)日:2022-06-28
申请号:US16417518
申请日:2019-05-20
Applicant: Silicon Storage Technology, Inc.
Inventor: Hieu Van Tran , Anh Ly , Thuan Vu , Vipin Tiwari , Nhan Do
IPC: G11C16/10 , G11C16/08 , G11C16/14 , G11C16/24 , G11C16/34 , G11C16/26 , G11C16/04 , G11C16/28 , G11C16/32
Abstract: A non-volatile memory device is disclosed. The non-volatile memory device comprises an array of flash memory cells comprising a plurality of flash memory cells organized into rows and columns, wherein the array is further organized into a plurality of sectors, each sector comprising a plurality of rows of flash memory cells, and a row driver selectively coupled to a first row and a second row.
-
公开(公告)号:US11257553B2
公开(公告)日:2022-02-22
申请号:US17239397
申请日:2021-04-23
Applicant: Silicon Storage Technology, Inc.
Inventor: Hieu Van Tran , Anh Ly , Thuan Vu
Abstract: The present invention relates to a flash memory cell with only four terminals and a high voltage row decoder for operating an array of such flash memory cells. The invention allows for fewer terminals for each flash memory cell compared to the prior art, which results in a simplification of the decoder circuitry and overall die space required per flash memory cells. The invention also provides for the use of high voltages on one or more of the four terminals to allow for read, erase, and programming operations despite the lower number of terminals compared to prior art flash memory cells.
-
-
-
-
-
-
-
-
-