-
11.
公开(公告)号:US20240332399A1
公开(公告)日:2024-10-03
申请号:US18732393
申请日:2024-06-03
Applicant: Intel Corporation
Inventor: Tahir GHANI , Byron HO , Michael L. HATTENDORF , Christopher P. AUTH
IPC: H01L29/66 , H01L21/02 , H01L21/033 , H01L21/28 , H01L21/285 , H01L21/308 , H01L21/311 , H01L21/762 , H01L21/768 , H01L21/8234 , H01L21/8238 , H01L23/00 , H01L23/522 , H01L23/528 , H01L23/532 , H01L27/02 , H01L27/088 , H01L27/092 , H01L29/06 , H01L29/08 , H01L29/165 , H01L29/167 , H01L29/417 , H01L29/51 , H01L29/78 , H10B10/00
CPC classification number: H01L29/66545 , H01L21/02532 , H01L21/02636 , H01L21/0337 , H01L21/28247 , H01L21/28518 , H01L21/28568 , H01L21/3086 , H01L21/31105 , H01L21/31144 , H01L21/76224 , H01L21/76232 , H01L21/76801 , H01L21/76802 , H01L21/76816 , H01L21/76834 , H01L21/76846 , H01L21/76849 , H01L21/76877 , H01L21/76897 , H01L21/823431 , H01L21/823481 , H01L21/823807 , H01L21/823814 , H01L21/823821 , H01L21/823828 , H01L21/823842 , H01L21/823857 , H01L21/823871 , H01L21/823878 , H01L23/5226 , H01L23/528 , H01L23/5283 , H01L23/53209 , H01L23/53238 , H01L23/53266 , H01L23/5329 , H01L27/0207 , H01L27/0886 , H01L27/0922 , H01L27/0924 , H01L28/20 , H01L28/24 , H01L29/0649 , H01L29/0653 , H01L29/0847 , H01L29/165 , H01L29/167 , H01L29/41783 , H01L29/41791 , H01L29/516 , H01L29/6653 , H01L29/6656 , H01L29/66636 , H01L29/66795 , H01L29/66818 , H01L29/7843 , H01L29/7845 , H01L29/7846 , H01L29/7848 , H01L29/785 , H01L29/7851 , H01L29/7854 , H10B10/12 , H01L21/02164 , H01L21/0217 , H01L21/0332 , H01L21/76883 , H01L21/76885 , H01L21/823437 , H01L21/823475 , H01L24/16 , H01L24/32 , H01L24/73 , H01L29/665 , H01L29/7842 , H01L29/7853 , H01L2224/16227 , H01L2224/32225 , H01L2224/73204
Abstract: Embodiments of the disclosure are in the field of advanced integrated circuit structure fabrication and, in particular, 10 nanometer node and smaller integrated circuit structure fabrication and the resulting structures. In an example, a method includes forming a plurality of fins and forming a plurality of gate structures over the plurality of fins. A dielectric material structure is formed between adjacent ones of the plurality of gate structures. A portion of a first of the plurality of gate structures is removed to expose a first portion of each of the plurality of fins, and a portion of a second of the plurality of gate structures is removed to expose a second portion of each of the plurality of fins. The exposed first portion of each of the plurality of fins is removed, but the exposed second portion of each of the plurality of fins is not removed.
-
公开(公告)号:US20240186403A1
公开(公告)日:2024-06-06
申请号:US18439225
申请日:2024-02-12
Applicant: Intel Corporation
Inventor: Jeffrey S. LEIB , Jenny HU , Anindya DASGUPTA , Michael L. HATTENDORF , Christopher P. AUTH
IPC: H01L29/66 , H01L21/02 , H01L21/033 , H01L21/28 , H01L21/285 , H01L21/308 , H01L21/311 , H01L21/762 , H01L21/768 , H01L21/8234 , H01L21/8238 , H01L23/00 , H01L23/522 , H01L23/528 , H01L23/532 , H01L27/02 , H01L27/088 , H01L27/092 , H01L29/06 , H01L29/08 , H01L29/165 , H01L29/167 , H01L29/417 , H01L29/51 , H01L29/78 , H10B10/00
CPC classification number: H01L29/66545 , H01L21/02532 , H01L21/02636 , H01L21/0337 , H01L21/28247 , H01L21/28518 , H01L21/28568 , H01L21/3086 , H01L21/31105 , H01L21/31144 , H01L21/76224 , H01L21/76232 , H01L21/76801 , H01L21/76802 , H01L21/76816 , H01L21/76834 , H01L21/76846 , H01L21/76849 , H01L21/76877 , H01L21/76897 , H01L21/823431 , H01L21/823481 , H01L21/823807 , H01L21/823814 , H01L21/823821 , H01L21/823828 , H01L21/823842 , H01L21/823857 , H01L21/823871 , H01L21/823878 , H01L23/5226 , H01L23/528 , H01L23/5283 , H01L23/53209 , H01L23/53238 , H01L23/53266 , H01L23/5329 , H01L27/0207 , H01L27/0886 , H01L27/0922 , H01L27/0924 , H01L28/20 , H01L28/24 , H01L29/0649 , H01L29/0653 , H01L29/0847 , H01L29/165 , H01L29/167 , H01L29/41783 , H01L29/41791 , H01L29/516 , H01L29/6653 , H01L29/6656 , H01L29/66636 , H01L29/66795 , H01L29/66818 , H01L29/7843 , H01L29/7845 , H01L29/7846 , H01L29/7848 , H01L29/785 , H01L29/7851 , H01L29/7854 , H10B10/12 , H01L21/02164 , H01L21/0217 , H01L21/0332 , H01L21/76883 , H01L21/76885 , H01L21/823437 , H01L21/823475 , H01L24/16 , H01L24/32 , H01L24/73 , H01L29/665 , H01L29/7842 , H01L29/7853 , H01L2224/16227 , H01L2224/32225 , H01L2224/73204
Abstract: Embodiments of the disclosure are in the field of advanced integrated circuit structure fabrication and, in particular, 10 nanometer node and smaller integrated circuit structure fabrication and the resulting structures. In an example, an integrated circuit structure includes a semiconductor substrate comprising an N well region having a semiconductor fin protruding therefrom. A trench isolation layer is on the semiconductor substrate around the semiconductor fin, wherein the semiconductor fin extends above the trench isolation layer. A gate dielectric layer is over the semiconductor fin. A conductive layer is over the gate dielectric layer over the semiconductor fin, the conductive layer comprising titanium, nitrogen and oxygen. A P-type metal gate layer is over the conductive layer over the semiconductor fin.
-
公开(公告)号:US20240178071A1
公开(公告)日:2024-05-30
申请号:US18435609
申请日:2024-02-07
Applicant: Intel Corporation
Inventor: Jeffrey S. LEIB , Srijit MUKHERJEE , Vinay BHAGWAT , Michael L. HATTENDORF , Christopher P. AUTH
IPC: H01L21/8238 , H01L21/033 , H01L21/28 , H01L21/285 , H01L21/308 , H01L21/311 , H01L21/762 , H01L21/768 , H01L21/8234 , H01L23/522 , H01L23/528 , H01L23/532 , H01L27/092 , H01L29/08 , H01L29/417 , H01L29/51 , H01L29/66 , H01L29/78 , H10B10/00
CPC classification number: H01L21/823814 , H01L21/0337 , H01L21/28247 , H01L21/28568 , H01L21/3086 , H01L21/31105 , H01L21/31144 , H01L21/76224 , H01L21/76816 , H01L21/823431 , H01L21/823481 , H01L21/823807 , H01L21/823821 , H01L21/823842 , H01L21/823857 , H01L21/823871 , H01L21/823878 , H01L23/5226 , H01L23/5283 , H01L23/53238 , H01L23/53266 , H01L27/0924 , H01L28/24 , H01L29/0847 , H01L29/41791 , H01L29/516 , H01L29/6653 , H01L29/7843 , H01L29/7846 , H01L29/7854 , H10B10/12
Abstract: Embodiments of the disclosure are in the field of advanced integrated circuit structure fabrication and, in particular, 10 nanometer node and smaller integrated circuit structure fabrication and the resulting structures. In an example, an integrated circuit structure includes a P-type semiconductor device above a substrate and including first and second semiconductor source or drain regions adjacent first and second sides of a first gate electrode. A first metal silicide layer is directly on the first and second semiconductor source or drain regions. An N-type semiconductor device includes third and fourth semiconductor source or drain regions adjacent first and second sides of a second gate electrode. A second metal silicide layer is directly on the third and fourth semiconductor source or drain regions, respectively. The first metal silicide layer comprises at least one metal species not included in the second metal silicide layer.
-
14.
公开(公告)号:US20230101723A1
公开(公告)日:2023-03-30
申请号:US18077142
申请日:2022-12-07
Applicant: Intel Corporation
Inventor: Andrew W. YEOH , Joseph STEIGERWALD , Jinhong SHIN , Vinay CHIKARMANE , Christopher P. AUTH
IPC: H01L29/66 , H01L29/78 , H01L27/088 , H01L21/762 , H01L29/06 , H01L21/8234 , H01L21/768 , H01L23/522 , H01L23/532 , H01L29/165 , H01L29/417 , H01L21/033 , H01L21/28 , H01L21/285 , H01L21/308 , H01L21/311 , H01L21/8238 , H01L23/528 , H01L27/092 , H01L27/11 , H01L49/02 , H01L29/08 , H01L29/51 , H01L27/02 , H01L21/02 , H01L29/167
Abstract: Embodiments of the disclosure are in the field of advanced integrated circuit structure fabrication and, in particular, 10 nanometer node and smaller integrated circuit structure fabrication and the resulting structures. In an example, an integrated circuit structure includes a first plurality of conductive interconnect lines in and spaced apart by a first ILD layer, wherein individual ones of the first plurality of conductive interconnect lines comprise a first conductive barrier material along sidewalls and a bottom of a first conductive fill material. A second plurality of conductive interconnect lines is in and spaced apart by a second ILD layer above the first ILD layer, wherein individual ones of the second plurality of conductive interconnect lines comprise a second conductive barrier material along sidewalls and a bottom of a second conductive fill material, wherein the second conductive fill material is different in composition from the first conductive fill material.
-
公开(公告)号:US20220367283A1
公开(公告)日:2022-11-17
申请号:US17867369
申请日:2022-07-18
Applicant: Intel Corporation
Inventor: Anthony ST. AMOUR , Michael L. HATTENDORF , Christopher P. AUTH
IPC: H01L21/8234 , H01L49/02 , H01L21/762 , H01L21/8238 , H01L21/311 , H01L29/08 , H01L27/11 , H01L29/78 , H01L29/66 , H01L21/308 , H01L27/092 , H01L29/51 , H01L21/285 , H01L21/28 , H01L21/033 , H01L21/768 , H01L23/532 , H01L23/522 , H01L23/528 , H01L29/417 , H01L27/088
Abstract: Embodiments of the disclosure are in the field of advanced integrated circuit structure fabrication and, in particular, 10 nanometer node and smaller integrated circuit structure fabrication and the resulting structures. In an example, an integrated circuit structure includes a fin comprising silicon. A plurality of gate structures is over the fin, individual ones of the plurality of gate structures along a direction orthogonal to the fin and having a pair of dielectric sidewall spacers. A trench contact structure is over the fin and directly between the dielectric sidewalls spacers of a first pair of the plurality of gate structures. A contact plug is over the fin and directly between the dielectric sidewalls spacers of a second pair of the plurality of gate structures, the contact plug comprising a lower dielectric material and an upper hardmask material.
-
公开(公告)号:US20200286792A1
公开(公告)日:2020-09-10
申请号:US16881514
申请日:2020-05-22
Applicant: Intel Corporation
Inventor: Anthony ST. AMOUR , Michael L. HATTENDORF , Christopher P. AUTH
IPC: H01L21/8234 , H01L49/02 , H01L21/762 , H01L21/8238 , H01L21/311 , H01L29/08 , H01L27/11 , H01L29/78 , H01L29/66 , H01L21/308 , H01L27/092 , H01L29/51 , H01L21/285 , H01L21/28 , H01L21/033 , H01L21/768 , H01L23/532 , H01L23/522 , H01L23/528 , H01L29/417 , H01L27/088
Abstract: Embodiments of the disclosure are in the field of advanced integrated circuit structure fabrication and, in particular, 10 nanometer node and smaller integrated circuit structure fabrication and the resulting structures. In an example, an integrated circuit structure includes a fin comprising silicon. A plurality of gate structures is over the fin, individual ones of the plurality of gate structures along a direction orthogonal to the fin and having a pair of dielectric sidewall spacers. A trench contact structure is over the fin and directly between the dielectric sidewalls spacers of a first pair of the plurality of gate structures. A contact plug is over the fin and directly between the dielectric sidewalls spacers of a second pair of the plurality of gate structures, the contact plug comprising a lower dielectric material and an upper hardmask material.
-
公开(公告)号:US20200227413A1
公开(公告)日:2020-07-16
申请号:US16647865
申请日:2017-12-29
Applicant: Intel Corporation
Inventor: Curtis WARD , Heidi M. MEYER , Michael L. HATTENDORF , Christopher P. AUTH
IPC: H01L27/092 , H01L21/02 , H01L21/033 , H01L21/8238 , H01L23/522 , H01L23/528 , H01L29/78 , H01L29/66
Abstract: Embodiments of the disclosure are in the field of advanced integrated circuit structure fabrication and, in particular, 10 nanometer node and smaller integrated circuit structure fabrication and the resulting structures. In an example, an integrated circuit structure includes a first plurality of semiconductor fins having a longest dimension along a first direction. Adjacent individual semiconductor fins of the first plurality of semiconductor fins are spaced apart from one another by a first amount in a second direction orthogonal to the first direction. A second plurality of semiconductor fins has a longest dimension along the first direction. Adjacent individual semiconductor fins of the second plurality of semiconductor fins are spaced apart from one another by the first amount in the second direction, and closest semiconductor fins of the first plurality of semiconductor fins and the second plurality of semiconductor fins are spaced apart by a second amount in the second direction
-
公开(公告)号:US20200043850A1
公开(公告)日:2020-02-06
申请号:US16542960
申请日:2019-08-16
Applicant: Intel Corporation
Inventor: Andrew W. YEOH , Atul MADHAVAN , Christopher P. AUTH
IPC: H01L23/528 , H01L23/532 , H01L21/768 , H01L29/78 , H01L23/522 , H01L21/033 , H01L21/28 , H01L21/285 , H01L21/8238 , H01L29/51 , H01L27/092 , H01L21/308 , H01L29/66 , H01L27/11 , H01L29/08 , H01L21/311 , H01L21/8234 , H01L21/762 , H01L49/02
Abstract: Embodiments of the disclosure are in the field of advanced integrated circuit structure fabrication and, in particular, 10 nanometer node and smaller integrated circuit structure fabrication and the resulting structures. In an example, an integrated circuit structure includes a plurality of conductive interconnect lines in and spaced apart by an ILD layer. The plurality of conductive interconnect lines includes a first interconnect line, and a second interconnect line immediately adjacent the first interconnect line and having a width different than a width of the first interconnect line. A third interconnect line is immediately adjacent the second interconnect line. A fourth interconnect line is immediately adjacent the third interconnect line and has a width the same as the width of the second interconnect line. A fifth interconnect line is immediately adjacent the fourth interconnect line and has a width the same as the width of the first interconnect line.
-
公开(公告)号:US20200027781A1
公开(公告)日:2020-01-23
申请号:US16509398
申请日:2019-07-11
Applicant: Intel Corporation
Inventor: Andrew W. YEOH , Ruth BRAIN , Michael L. HATTENDORF , Christopher P. AUTH
IPC: H01L21/768 , H01L23/522 , H01L23/528 , H01L23/532 , H01L27/092 , H01L21/8238 , H01L21/8234 , H01L29/78 , H01L29/66 , H01L27/088
Abstract: Embodiments of the disclosure are in the field of advanced integrated circuit structure fabrication and, in particular, 10 nanometer node and smaller integrated circuit structure fabrication and the resulting structures. In an example, an integrated circuit structure includes a plurality of conductive interconnect lines in and spaced apart by an inter-layer dielectric (ILD) layer above a substrate. Individual ones of the plurality of conductive interconnect lines have an upper surface below an upper surface of the ILD layer. An etch-stop layer is on and conformal with the ILD layer and the plurality of conductive interconnect lines, the etch-stop layer having a non-planar upper surface with an uppermost portion of the non-planar upper surface over the ILD layer and a lowermost portion of the non-planar upper surface over the plurality of conductive interconnect lines.
-
公开(公告)号:US20190165147A1
公开(公告)日:2019-05-30
申请号:US16170840
申请日:2018-10-25
Applicant: Intel Corporation
Inventor: Byron HO , Michael L. HATTENDORF , Christopher P. AUTH
IPC: H01L29/66 , H01L29/06 , H01L29/78 , H01L27/088 , H01L21/8234 , H01L21/762
Abstract: Embodiments of the disclosure are in the field of advanced integrated circuit structure fabrication and, in particular, 10 nanometer node and smaller integrated circuit structure fabrication and the resulting structures. In an example, an integrated circuit structure includes a first silicon fin having a longest dimension along a first direction. A second silicon fin having a longest dimension is along the first direction. An insulator material is between the first silicon fin and the second silicon fin. A gate line is over the first silicon fin and over the second silicon fin along a second direction, the second direction orthogonal to the first direction, the gate line having a first side and a second side, wherein the gate line has a discontinuity over the insulator material, the discontinuity filled by a dielectric plug.
-
-
-
-
-
-
-
-
-