-
公开(公告)号:US11410729B2
公开(公告)日:2022-08-09
申请号:US17027041
申请日:2020-09-21
Applicant: Kioxia Corporation
Inventor: Suguru Nishikawa , Yoshihisa Kojima , Riki Suzuki , Masanobu Shirakawa , Toshikatsu Hida
IPC: G06F12/00 , G11C16/10 , G11C16/04 , G11C16/14 , G06F3/06 , G11C11/56 , G11C16/08 , G11C16/34 , G11C29/02 , G11C29/42 , G11C16/32 , H01L27/1157 , H01L27/11582
Abstract: According to one embodiment, a memory system includes a nonvolatile semiconductor memory, and a controller. The semiconductor memory includes a memory cell, and a write circuit configured to write data to the memory cell by applying a program voltage to the memory cell and comparing a threshold voltage of the memory cell with a first reference voltage corresponding to the write data. The write circuit is configured to execute a first programming operation to obtain a value of a write parameter by comparing the threshold voltage with a second reference voltage different from the first reference voltage.
-
公开(公告)号:US11355197B2
公开(公告)日:2022-06-07
申请号:US16788586
申请日:2020-02-12
Applicant: KIOXIA CORPORATION
Inventor: Shunichi Igahara , Toshikatsu Hida
Abstract: A memory system includes a non-volatile memory having a plurality of memory cells, and a controller configured to carry out write operations in a first mode in which n-bit data is written per target memory cell of the non-volatile memory until an allowable data amount of data items has been written, and then, in a second mode in which m-bit data is written per target memory cell of the non-volatile memory, where n is an integer of one or more and m is an integer greater than n. The controller is further configured to detect that an idle state, in which a command has not been received from the host, has continued for a threshold period of time or more, increase the allowable data amount in response thereto, and after the increase, carry out a write operation to write data items in the non-volatile memory in the first mode.
-
公开(公告)号:US11042310B2
公开(公告)日:2021-06-22
申请号:US16506475
申请日:2019-07-09
Applicant: KIOXIA CORPORATION
Inventor: Riki Suzuki , Toshikatsu Hida , Takehiko Amaki , Shunichi Igahara
Abstract: A memory system includes a nonvolatile semiconductor memory including a first memory region for storing start-up information and a second memory region for storing a copy of the start-up information, a volatile semiconductor memory, and a controller. The controller is configured to determine whether or not an address of the second memory region is stored in the volatile semiconductor memory, issue a first start-up read command, which designates no read address, to the nonvolatile semiconductor memory to read the start-up information from the first memory region if the address of the second memory region is not stored in the volatile semiconductor memory, and issue a second start-up read command, which designates the address of the second memory region as a read address, to read the start-up information from the second memory region if the address of the second memory region is stored in the volatile semiconductor memory.
-
公开(公告)号:US12229404B2
公开(公告)日:2025-02-18
申请号:US18532267
申请日:2023-12-07
Applicant: Kioxia Corporation
Inventor: Kazuya Kitsunai , Shinichi Kanno , Hirokuni Yano , Toshikatsu Hida , Junji Yano
Abstract: A memory system includes a nonvolatile memory including a plurality of blocks as data erase units, a measuring unit which measures an erase time at which data of each block is erased, and a block controller which writes data supplied from at least an exterior into a first block which is set in a free state and whose erase time is oldest.
-
公开(公告)号:US11869596B2
公开(公告)日:2024-01-09
申请号:US18117520
申请日:2023-03-06
Applicant: Kioxia Corporation
Inventor: Suguru Nishikawa , Yoshihisa Kojima , Riki Suzuki , Masanobu Shirakawa , Toshikatsu Hida
IPC: G06F12/00 , G11C16/10 , G11C16/04 , G11C16/14 , G06F3/06 , G11C11/56 , G11C16/08 , G11C16/34 , G11C29/02 , G11C29/42 , G11C16/32 , H10B43/27 , H10B43/35
CPC classification number: G11C16/10 , G06F3/0604 , G06F3/0659 , G06F3/0679 , G11C11/5628 , G11C11/5635 , G11C16/0483 , G11C16/08 , G11C16/14 , G11C16/32 , G11C16/349 , G11C16/3459 , G11C16/3495 , G11C29/021 , G11C29/028 , G11C29/42 , G11C11/5671 , H10B43/27 , H10B43/35
Abstract: According to one embodiment, a memory system includes a nonvolatile semiconductor memory, and a controller. The semiconductor memory includes a memory cell, and a write circuit configured to write data to the memory cell by applying a program voltage to the memory cell and comparing a threshold voltage of the memory cell with a first reference voltage corresponding to the write data. The write circuit is configured to execute a first programming operation to obtain a value of a write parameter by comparing the threshold voltage with a second reference voltage different from the first reference voltage.
-
公开(公告)号:US20230367487A1
公开(公告)日:2023-11-16
申请号:US18088129
申请日:2022-12-23
Applicant: Kioxia Corporation
Inventor: Yoshihisa Kojima , Shunichi Igahara , Toshikatsu Hida
IPC: G06F3/06
CPC classification number: G06F3/0619 , G06F3/0659 , G06F3/064 , G06F3/0679
Abstract: According to one embodiment, a memory system includes a non-volatile memory and a memory controller. The non-volatile memory includes a first block that includes first and second sub-blocks. The memory controller instructs the non-volatile memory to execute a data erase process in units of sub-blocks on data stored in the non-volatile memory. In response to a first value corresponding to the first sub-block having reached a first threshold value, the memory controller reads first data from the first sub-block, executes an error correction process on the first data read from the first sub-block, and writes the first data on which the error correction process has been executed into the non-volatile memory.
-
公开(公告)号:US11696441B2
公开(公告)日:2023-07-04
申请号:US17725638
申请日:2022-04-21
Applicant: Kioxia Corporation
Inventor: Takehiko Amaki , Yoshihisa Kojima , Toshikatsu Hida , Marie Grace Izabelle Angeles Sia , Riki Suzuki , Shohei Asami
IPC: G11C16/08 , H10B41/27 , G11C16/10 , G11C16/04 , G11C16/16 , G11C7/04 , G11C16/26 , H10B43/27 , H10B43/35
CPC classification number: H10B41/27 , G11C7/04 , G11C16/0483 , G11C16/08 , G11C16/107 , G11C16/16 , G11C16/26 , H10B43/27 , H10B43/35
Abstract: According to one embodiment, a memory system includes a semiconductor memory and a controller. The semiconductor memory includes blocks each containing memory cells. The controller is configured to instruct the semiconductor memory to execute a first operation and a second operation. In the first operation and the second operation, the semiconductor memory selects at least one of the blocks, and applies at least one voltage to all memory cells contained in said selected blocks. A number of blocks to which said voltage is applied per unit time in the second operation is larger than that in the first operation.
-
公开(公告)号:US11462256B2
公开(公告)日:2022-10-04
申请号:US17349248
申请日:2021-06-16
Applicant: Kioxia Corporation
Inventor: Shohei Asami , Toshikatsu Hida , Riki Suzuki
IPC: G11C11/40 , G11C11/406 , G11C16/16 , G11C16/10 , G11C16/34
Abstract: According to one embodiment, a memory system includes a non-volatile memory and a memory controller. The non-volatile memory includes a plurality of groups, each including a plurality of memory cells. The memory controller is configured to determine whether to execute a refresh process for a first group based on whether a first temperature in a write process for the first group and a second temperature after the write process for the first group satisfy a first condition.
-
公开(公告)号:US20220155960A1
公开(公告)日:2022-05-19
申请号:US17591812
申请日:2022-02-03
Applicant: Kioxia Corporation
Inventor: Kazuya Kitsunai , Shinichi Kanno , Hirokuni Yano , Toshikatsu Hida , Junji Yano
Abstract: A memory system includes a nonvolatile memory including a plurality of blocks as data erase units, a measuring unit which measures an erase time at which data of each block is erased, and a block controller which writes data supplied from at least an exterior into a first block which is set in a free state and whose erase time is oldest.
-
公开(公告)号:US12293106B2
公开(公告)日:2025-05-06
申请号:US17447088
申请日:2021-09-08
Applicant: Kioxia Corporation
Inventor: Takehiko Amaki , Shunichi Igahara , Toshikatsu Hida , Yoshihisa Kojima
IPC: G06F3/06
Abstract: According to one embodiment, a storage device comprises a nonvolatile memory, and a controller configured to perform a first data write operation in a first mode, and to perform a second data write operation in a second mode. Data of a first number of bits is written per memory cell in the first mode. Data of a second number of bits is written per memory cell in the second mode. The second number is larger than the first number. The controller reserves one or more free blocks as write destination block candidates of the first data write operation, perform the first data write operation for one of the write destination block candidates, and perform a garbage collection.
-
-
-
-
-
-
-
-
-