Scanning driving circuits and the liquid crystal devices with the same

    公开(公告)号:US09805682B2

    公开(公告)日:2017-10-31

    申请号:US14888698

    申请日:2015-09-30

    Inventor: Cong Wang Peng Du

    Abstract: Provided are a scanning driving circuit and a liquid crystal display device. The scanning driving circuit comprises multiple cascaded scanning driving units (1). Each scanning driving unit (1) comprises an input module (100) for outputting a low-level signal and a plurality of driving circuits (200). Each driving circuit (200) corresponding drives one scanning line. Each driving circuit (200) comprises: a control module (210), for outputting a control signal according to the received low-level signal; an output module (220), and a pull-down module (230), for being connected or cut off according to the received control signal; scanning lines (G(N−1), G(N), G(N+1)), for outputting a high-level or low-level scanning driving signal to pixel units. When the output module (220) is cut off, the pull-down module (230) is connected, and the scanning lines (G(N−1), G(N), G(N+1)) output the low-level scan driving signals to the pixel units; and when the output module (220) is connected, the pull-down module (230) is cut off, and the scanning lines (G(N−1), G(N), G (N+1)) output high-level scanning driving signals to the pixel units. Accordingly, a circuit of the liquid crystal display device is simplified, and the space is saved, thereby facilitating the narrow-frame design of the liquid crystal display device.

    LTPS array substrate
    87.
    发明授权

    公开(公告)号:US09711540B2

    公开(公告)日:2017-07-18

    申请号:US14420901

    申请日:2015-01-13

    Inventor: Cong Wang Peng Du

    Abstract: An LTPS array substrate includes a plurality of LTPS thin-film transistors and a bottom transparent conductive layer, a protective layer, and a top transparent conductive layer. Each LTPS thin-film transistor includes a substrate, a patternized light shield layer, a buffering layer, a patternized poly-silicon layer, a gate insulation layer, a gate electrode line and a common electrode line, an insulation layer, a drain electrode and a source electrode, and a planarization layer that are formed to sequentially stack on each other. The light shield layer covers the scan line and the source/drain. The bottom transparent conductive layer, the protection layer, and the top transparent conductive layer are sequentially stacked on the planarization layer. The patternized poly-silicon layer includes a first portion and a second portion. The drain electrode includes an extension section extending therefrom and opposite to the second portion.

    Display panel and image displaying method thereof
    88.
    发明授权
    Display panel and image displaying method thereof 有权
    显示面板及其图像显示方法

    公开(公告)号:US09565423B2

    公开(公告)日:2017-02-07

    申请号:US14387748

    申请日:2014-07-05

    Inventor: Peng Du

    Abstract: The present invention discloses a display panel, which comprises a pixel array panel and a control circuit. In the pixel array panel, at least two pixels are arranged in a matrix form along a second direction. A first white sub-pixel and a second white sub-pixel in the pixel are arranged along a first direction. At least one of red sub-pixel, green sub-pixel, and blue sub-pixel exists between the first white sub-pixel and the second white sub-pixel. The display panel of the present invention can avoid crosstalk occurred when a stereoscopic image is displayed.

    Abstract translation: 本发明公开了一种显示面板,其包括像素阵列面板和控制电路。 在像素阵列面板中,沿着第二方向以矩阵形式布置至少两个像素。 像素中的第一白色子像素和第二白色子像素沿第一方向排列。 在第一白色子像素和第二白色子像素之间存在红色子像素,绿色子像素和蓝色子像素中的至少一个。 本发明的显示面板可以避免在显示立体图像时发生串扰。

    Array substrate, display panel and method for preparing array substrate
    89.
    发明授权
    Array substrate, display panel and method for preparing array substrate 有权
    阵列基板,显示面板及阵列基板的制作方法

    公开(公告)号:US09530800B2

    公开(公告)日:2016-12-27

    申请号:US14435468

    申请日:2015-01-21

    Abstract: The invention provides an array substrate, a display panel and a method for preparing an array substrate. The array substrate includes multiple low temperature poly-silicon (LTPS) thin film transistors arranged in an array. Each LTPS thin film transistor includes: a substrate; a LTPS layer, a source, a drain and a first conductive layer disposed on a same surface of the substrate, the source and the drain respectively being arranged at two sides of the LTPS layer and electrically connected with the LTPS layer, the drain being electrically connected with the first conductive layer; an insulating layer disposed on the LTPS layer, the source, the drain and the first conductive layer; a gate disposed on the insulating layer and corresponding to the LTPS layer; a passivation layer disposed on the gate; and a second conductive layer disposed on the passivation layer and corresponding to the first conductive layer.

    Abstract translation: 本发明提供一种阵列基板,显示面板及其制备阵列基板的方法。 阵列基板包括排列成阵列的多个低温多晶硅(LTPS)薄膜晶体管。 每个LTPS薄膜晶体管包括:基板; 设置在所述衬底的相同表面上的LTPS层,源极,漏极和第一导电层,所述源极和漏极分别布置在所述LTPS层的两侧并与所述LTPS层电连接,所述漏极电 与第一导电层相连; 设置在LTPS层,源极,漏极和第一导电层上的绝缘层; 设置在绝缘层上并对应于LTPS层的栅极; 设置在栅极上的钝化层; 以及设置在所述钝化层上并对应于所述第一导电层的第二导电层。

    Thin film transistor array substrate and method for manufacturing the same
    90.
    发明授权
    Thin film transistor array substrate and method for manufacturing the same 有权
    薄膜晶体管阵列基板及其制造方法

    公开(公告)号:US09520414B2

    公开(公告)日:2016-12-13

    申请号:US14370774

    申请日:2014-06-18

    Abstract: The present invention proposes a TFT array substrate includes: a substrate; scan lines on the substrate; data lines intercrossing with the scan lines; a first insulating layer between the scan lines and the data lines; a second insulating layer on the first insulating layer and covering the data lines; a common electrode layer on the second insulating layer, comprising first holes located above the data lines. The first holes uncover the second insulating layer. The present invention decreases parasitic capacitance between the common electrode layer and data lines and between the common electrode layer and scan lines by decreasing overlaping sections between a common electrode layer and the data lines and between the common electrode layer and the scan lines. Therefore load of the data lines and the scan lines decreases, charge efficiency of the pixels increases, and display effect of an LCD panel is therefore improved.

    Abstract translation: 本发明提出一种TFT阵列基板,包括:基板; 在基板上扫描线; 数据线与扫描线交叉; 扫描线和数据线之间的第一绝缘层; 在所述第一绝缘层上的第二绝缘层并覆盖所述数据线; 在第二绝缘层上的公共电极层,包括位于数据线之上的第一孔。 第一孔露出第二绝缘层。 本发明通过减小公共电极层与数据线之间以及公共电极层与扫描线之间的重叠部分,减小公共电极层与数据线之间以及公共电极层与扫描线之间的寄生电容。 因此,数据线和扫描线的负载减小,像素的充电效率增加,因此改善了LCD面板的显示效果。

Patent Agency Ranking