In-situ photoresist strip during plasma etching of active hard mask
    2.
    发明申请
    In-situ photoresist strip during plasma etching of active hard mask 有权
    在等离子体蚀刻活性硬掩模时的原位光刻胶条

    公开(公告)号:US20080293249A1

    公开(公告)日:2008-11-27

    申请号:US11807011

    申请日:2007-05-24

    IPC分类号: H01L21/311 H01L21/306

    摘要: A method for etching features in a silicon layer is provided. A hard mask layer is formed over the silicon layer. A photoresist layer is formed over the hard mask layer. The hard mask layer is opened. The photoresist layer is stripped by providing a stripping gas; forming a plasma with the stripping gas by providing a high frequency RF power and a low frequency RF power, wherein the low frequency RF power has a power less than 50 watts; and stopping the stripping gas when the photoresist layer is stripped. The opening the hard mask layer and the stripping the photoresist layer are performed in a same chamber.

    摘要翻译: 提供了一种用于蚀刻硅层中的特征的方法。 在硅层上形成硬掩模层。 在硬掩模层上形成光致抗蚀剂层。 打开硬掩模层。 通过提供剥离气体来剥离光致抗蚀剂层; 通过提供高频RF功率和低频RF功率与剥离气体形成等离子体,其中低频RF功率具有小于50瓦的功率; 并且当剥离光致抗蚀剂层时停止剥离气体。 打开硬掩模层和剥离光致抗蚀剂层在相同的室中进行。

    Lag control
    3.
    发明授权
    Lag control 有权
    滞后控制

    公开(公告)号:US07307025B1

    公开(公告)日:2007-12-11

    申请号:US11104733

    申请日:2005-04-12

    IPC分类号: H01L21/302

    CPC分类号: H01L21/31116 H01L21/31138

    摘要: A method for etching features in a silicon oxide based dielectric layer over a substrate, comprising performing an etch cycle. A lag etch partially etching features in the silicon oxide based dielectric layer is performed, comprising providing a lag etchant gas, forming a plasma from the lag etchant gas, and etching the etch layer with the lag etchant gas, so that smaller features are etched slower than wider features. A reverse lag etch further etching the features in the silicon oxide based dielectric layer is performed comprising providing a reverse lag etchant gas, which is different from the lag etchant gas and is more polymerizing than the lag etchant gas, forming a plasma from the reverse lag etchant gas, and etching the silicon oxide based dielectric layer with the plasma formed from the reverse lag etchant gas, so that smaller features are etched faster than wider features.

    摘要翻译: 一种用于在衬底上蚀刻基于氧化硅的电介质层中的特征的方法,包括执行蚀刻循环。 执行基于氧化硅的电介质层中部分蚀刻部分蚀刻特征的延迟蚀刻,包括提供滞后的蚀刻剂气体,从滞后的蚀刻剂气体形成等离子体,并用滞后的蚀刻剂气体蚀刻蚀刻层,使得较小的特征被蚀刻更慢 比更广泛的功能。 执行反向延迟蚀刻进一步蚀刻基于氧化硅的电介质层中的特征,其包括提供与滞后蚀刻剂气体不同的反向滞后蚀刻剂气体,并且比滞后蚀刻剂气体更聚合,从逆向滞后形成等离子体 蚀刻气体,并用由反向滞后蚀刻剂气体形成的等离子体蚀刻基于氧化硅的电介质层,从而比较宽的特征蚀刻更小的特征。

    Waferless automatic cleaning after barrier removal
    4.
    发明授权
    Waferless automatic cleaning after barrier removal 有权
    无障碍自动清洗后屏障去除

    公开(公告)号:US07211518B2

    公开(公告)日:2007-05-01

    申请号:US10828065

    申请日:2004-04-19

    IPC分类号: H01L21/465

    摘要: A method for forming features in dielectric layers and opening barrier layers for a plurality of wafers and cleaning an etch chamber after processing and removing each wafer of the plurality of wafers is provided. A wafer of the plurality of wafers is placed into the etch chamber wherein the wafer has a barrier layer over the wafer and a dielectric layer over the barrier layer. The dielectric layer is etched. The barrier layer is opened. The wafer is removed from the etch chamber. A waferless automatic cleaning of the etch chamber without the wafer is provided. The waferless automatic cleaning comprises providing a waferless automatic cleaning gas comprising oxygen and nitrogen to the etch chamber and forming a waferless automatic cleaning plasma from the waferless automatic cleaning gas to clean the etch chamber.

    摘要翻译: 提供了一种用于在电介质层中形成特征的方法和用于多个晶片的开口阻挡层并且在处理和去除多个晶片中的每个晶片之后清洁蚀刻室。 将多个晶片的晶片放置在蚀刻室中,其中晶片在晶片上方具有阻挡层,并且在阻挡层上方具有介电层。 蚀刻介电层。 阻隔层打开。 从蚀刻室移除晶片。 提供了没有晶片的蚀刻室的无晶圆自动清洗。 无晶圆自动清洁包括向蚀刻室提供包括氧和氮的无晶圆自动清洁气体,并从无晶圆自动清洁气体形成无晶圆的自动清洗等离子体,以清洁蚀刻室。

    Methods for the optimization of substrate etching in a plasma processing system
    5.
    发明授权
    Methods for the optimization of substrate etching in a plasma processing system 有权
    在等离子体处理系统中优化衬底蚀刻的方法

    公开(公告)号:US07078350B2

    公开(公告)日:2006-07-18

    申请号:US10804430

    申请日:2004-03-19

    IPC分类号: H01L21/302

    摘要: A method of etching a substrate in a plasma processing system is disclosed. The substrate has a semi-conductor layer, a first barrier layer disposed above the semi-conductor layer, a low-k layer disposed above the first barrier layer, a third hard mask layer disposed above the low-k layer; a second hard mask layer disposed above the third hard mask layer, and a first hard mask layer disposed above the second hard mask layer. The method includes alternatively etching the substrate with a first etchant and a second etchant, wherein the first etchant has a low selectivity to a first hard mask material of the first hard mask layer, a third hard mask material of the a third hard mask layer, and a first barrier layer material of the first barrier layer, but a high selectivity to a second hard mask material of the second hard mask layer; and wherein the second etchant has a high selectivity to the first hard mask material of the first hard mask layer, the third hard mask material of the third hard mask layer, and the first barrier layer material of the first barrier layer, and the second etchant has a low selectivity to the second hard mask material of the second hard mask layer.

    摘要翻译: 公开了一种在等离子体处理系统中蚀刻衬底的方法。 衬底具有半导体层,设置在半导体层上方的第一势垒层,设置在第一阻挡层上方的低k层,设置在低k层上方的第三硬掩模层; 设置在第三硬掩模层之上的第二硬掩模层,以及设置在第二硬掩模层上方的第一硬掩模层。 所述方法包括用第一蚀刻剂和第二蚀刻剂替代地蚀刻所述衬底,其中所述第一蚀刻剂对所述第一硬掩模层的第一硬掩模材料具有低选择性,所述第三硬掩模层的第三硬掩模材料, 和第一阻挡层的第一阻挡层材料,但对第二硬掩模层的第二硬掩模材料具有高选择性; 并且其中第二蚀刻剂对第一硬掩模层的第一硬掩模材料,第三硬掩模层的第三硬掩模材料和第一阻挡层的第一阻挡层材料和第二蚀刻剂具有高选择性 对第二硬掩模层的第二硬掩模材料具有低选择性。

    Waferless automatic cleaning after barrier removal
    6.
    发明申请
    Waferless automatic cleaning after barrier removal 有权
    无障碍自动清洗后屏障去除

    公开(公告)号:US20050233590A1

    公开(公告)日:2005-10-20

    申请号:US10828065

    申请日:2004-04-19

    摘要: A method for forming features in dielectric layers and opening barrier layers for a plurality of wafers and cleaning an etch chamber after processing and removing each wafer of the plurality of wafers is provided. A wafer of the plurality of wafers is placed into the etch chamber wherein the wafer has a barrier layer over the wafer and a dielectric layer over the barrier layer. The dielectric layer is etched. The barrier layer is opened. The wafer is removed from the etch chamber. A waferless automatic cleaning of the etch chamber without the wafer is provided. The waferless automatic cleaning comprises providing a waferless automatic cleaning gas comprising oxygen and nitrogen to the etch chamber and forming a waferless automatic cleaning plasma from the waferless automatic cleaning gas to clean the etch chamber.

    摘要翻译: 提供了一种用于在电介质层中形成特征的方法和用于多个晶片的开口阻挡层并且在处理和去除多个晶片中的每个晶片之后清洁蚀刻室。 将多个晶片的晶片放置在蚀刻室中,其中晶片在晶片上方具有阻挡层,并且在阻挡层上方具有介电层。 蚀刻介电层。 阻隔层打开。 从蚀刻室移除晶片。 提供了没有晶片的蚀刻室的无晶圆自动清洗。 无晶圆自动清洁包括向蚀刻室提供包括氧和氮的无晶圆自动清洁气体,并从无晶圆自动清洁气体形成无晶圆的自动清洗等离子体,以清洁蚀刻室。

    Triode reactor design with multiple radiofrequency powers
    7.
    发明授权
    Triode reactor design with multiple radiofrequency powers 有权
    具有多个射频功率的三极管反应器设计

    公开(公告)号:US08652298B2

    公开(公告)日:2014-02-18

    申请号:US13301725

    申请日:2011-11-21

    IPC分类号: C23F1/00

    CPC分类号: H01J37/32091 H01J37/32165

    摘要: Methods, systems, and computer programs are presented for semiconductor manufacturing are provided. One wafer processing apparatus includes: a top electrode; a bottom electrode; a first radio frequency (RF) power source; a second RF power source; a third RF power source; a fourth RF power source; and a switch. The first, second, and third power sources are coupled to the bottom electrode. Further, the switch is operable to be in one of a first position or a second position, where the first position causes the top electrode to be connected to ground, and the second position causes the top electrode to be connected to the fourth RF power source.

    摘要翻译: 提供了半导体制造方法,系统和计算机程序。 一个晶片处理装置包括:顶部电极; 底部电极; 第一射频(RF)电源; 第二RF电源; 第三射频电源; 第四RF电源; 和开关。 第一,第二和第三电源耦合到底部电极。 此外,开关可操作为处于第一位置或第二位置之一,其中第一位置使顶部电极连接到地,而第二位置使顶部电极连接到第四RF电源 。

    UNIFORM ETCH SYSTEM
    10.
    发明申请
    UNIFORM ETCH SYSTEM 有权
    均匀蚀刻系统

    公开(公告)号:US20080210377A1

    公开(公告)日:2008-09-04

    申请号:US12055212

    申请日:2008-03-25

    IPC分类号: C23F1/08

    CPC分类号: H01L21/67017

    摘要: Etching a layer over a substrate is provided. The substrate is placed in a plasma processing chamber. A first gas is provided to an inner zone within the plasma processing chamber. A second gas is provided to the outer zone within the plasma processing chamber, where the outer zone surrounds the inner zone and the first gas is different than the second gas. Plasmas are simultaneously generated from the first gas and second gas. The layer is etched, where the layer is etched by the plasmas from the first gas and second gas.

    摘要翻译: 提供了在衬底上蚀刻一层。 将基板放置在等离子体处理室中。 第一气体被提供到等离子体处理室内的内部区域。 第二气体被提供到等离子体处理室内的外部区域,其中外部区域围绕内部区域并且第一气体不同于第二气体。 从第一气体和第二气体同时产生等离子体。 蚀刻该层,其中该层被来自第一气体和第二气体的等离子体蚀刻。