中科微点-全球专利检索

  1. Login
  2. Sign Up

Search Results

13 records (took 0.017 seconds)

    Vertical-type semiconductor device
    5.
    发明授权
    Vertical-type semiconductor device 有权
    垂直型半导体器件

    公开(公告)号：US08344385B2

    公开(公告)日：2013-01-01

    申请号：US12872270

    申请日：2010-08-31

    Applicant: Young-Hoo Kim ,  Hyo-San Lee ,  Sang-Won Bae ,  Bo-Un Yoon ,  Kun-Tack Lee

    Inventor： Young-Hoo Kim ,  Hyo-San Lee ,  Sang-Won Bae ,  Bo-Un Yoon ,  Kun-Tack Lee

    IPC: H01L29/06 ,  H01L29/792

    CPC classification number: H01L27/11578 ,  H01L27/11556 ,  H01L27/11582

    Abstract: In a vertical-type non-volatile memory device, an insulation layer pattern is provided on a substrate, the insulation layer pattern having a linear shape. Single-crystalline semiconductor patterns are provided on the substrate to make contact with both sidewalls of the insulation layer pattern, the single-crystalline semiconductor patterns having a pillar shape that extends in a vertical direction relative to the substrate. A tunnel oxide layer is provided on the single-crystalline semiconductor pattern. A lower electrode layer pattern is provided on the tunnel oxide layer and on the substrate. A plurality of insulation interlayer patterns is provided on the lower electrode layer pattern, the insulation interlayer patterns being spaced apart from one another by a predetermined distance along the single-crystalline semiconductor pattern. A charge-trapping layer and a blocking dielectric layer are sequentially formed on the tunnel oxide layer between the insulation interlayer patterns. A plurality of control gate patterns is provided on the blocking dielectric layer between the insulation interlayer patterns. An upper electrode layer pattern is provided on the tunnel oxide layer and on the uppermost insulation interlayer pattern.

    Abstract translation: 在垂直型非易失性存储器件中，在衬底上设置绝缘层图案，绝缘层图案具有直线形状。 单晶半导体图案设置在基板上以与绝缘层图案的两个侧壁接触，单晶半导体图案具有相对于基板在垂直方向上延伸的柱状。 隧道氧化物层设置在单晶半导体图案上。 在隧道氧化物层和衬底上提供下电极层图案。 在下电极层图案上设置多个绝缘层间图案，绝缘层间图案沿着单晶半导体图案彼此隔开预定距离。 在绝缘层间图案之间的隧道氧化物层上依次形成电荷捕获层和阻挡介质层。 在绝缘夹层图案之间的阻挡介质层上设置多个控制栅极图案。 在隧道氧化物层和最上层的绝缘层间图案上设置上电极层图案。

    SUBSTRATE TREATMENT EQUIPMENT AND METHOD OF TREATING SUBSTRATE USING THE SAME
    7.
    发明申请
    SUBSTRATE TREATMENT EQUIPMENT AND METHOD OF TREATING SUBSTRATE USING THE SAME 审中-公开
    基板处理设备和使用该基板处理基板的方法

    公开(公告)号：US20120064727A1

    公开(公告)日：2012-03-15

    申请号：US13225696

    申请日：2011-09-06

    Applicant: Jung-min Oh ,  Kun-tack Lee ,  Hyo-san Lee ,  Young-hoo Kim ,  Jung-won Lee ,  Sang-won Bae ,  Yong-jhin Cho

    Inventor： Jung-min Oh ,  Kun-tack Lee ,  Hyo-san Lee ,  Young-hoo Kim ,  Jung-won Lee ,  Sang-won Bae ,  Yong-jhin Cho

    IPC: H01L21/306 ,  B08B3/00

    CPC classification number: H01L21/02057 ,  H01L21/02101 ,  H01L21/67028 ,  H01L21/67034 ,  H01L21/67051 ,  H01L21/67109 ,  H01L21/67742 ,  H01L21/67748

    Abstract: Substrate treatment equipment includes a wet treatment apparatus for treating a substrate with a solution (liquid), a drying (treatment) apparatus discrete from the wet treatment apparatus and for drying the substrate using a supercritical fluid, and a transfer device. The substrate is extracted by the transfer device from the wet treatment apparatus after the substrate has been treated and the substrate is transferred by the device while wet to the dry treatment apparatus. To this end, various elements/methods may be used to keep the substrate wet or wet the substrate. In any case, the substrate is prevented from drying naturally, i.e., from air-drying, as the substrate is being transferred from the wet treatment apparatus to the drying apparatus. Thus, equipment and method prevent defects such as water spots and the leaning of fine structures on the substrate.

    Abstract translation: 衬底处理设备包括用溶液（液体）处理衬底的湿处理设备，从湿处理设备离散的干燥（处理）设备，以及使用超临界流体干燥衬底和转移装置。 在处理基板之后，通过转移装置从湿处理装置将基板提取出来，并且将基板通过装置湿润地转移到干燥处理装置。 为此，可以使用各种元件/方法来使衬底保持湿润或湿润衬底。 在任何情况下，当衬底从湿处理设备转移到干燥设备时，防止衬底自然干燥，即从空气干燥。 因此，设备和方法可以防止基底上的水斑和精细结构的倾斜等缺陷。

    Methods of Forming Nonvolatile Memory Devices Using Nonselective and Selective Etching Techniques to Define Vertically Stacked Word Lines
    8.
    发明申请
    Methods of Forming Nonvolatile Memory Devices Using Nonselective and Selective Etching Techniques to Define Vertically Stacked Word Lines 审中-公开
    使用非选择性和选择性蚀刻技术形成非易失性存储器件以定义垂直堆叠字线的方法

    公开(公告)号：US20120003831A1

    公开(公告)日：2012-01-05

    申请号：US13173591

    申请日：2011-06-30

    Applicant: Daehyuk Kang ,  Sang Won Bae ,  Boun Yoon ,  Kuntach Lee ,  Young-Hoo Kim

    Inventor： Daehyuk Kang ,  Sang Won Bae ,  Boun Yoon ,  Kuntach Lee ,  Young-Hoo Kim

    IPC: H01L21/8239

    CPC classification number: H01L27/11578 ,  H01L27/11548 ,  H01L27/11551 ,  H01L27/11556 ,  H01L27/11575 ,  H01L27/11582

    Abstract: Methods of forming nonvolatile memory devices include forming a stack of layers of different materials on a substrate. This stack includes a plurality of first layers of a first material and a plurality of second layers of a second material arranged in an alternating sequence of first and second layers. A selected first portion of the stack of layers is isotropically etched for a sufficient duration to define a first trench therein that exposes sidewalls of the alternating sequence of first and second layers. The sidewalls of each of the plurality of first layers are selectively etched relative to sidewalls of adjacent ones of the plurality of second layers. Another etching step is then performed to recess sidewalls of the plurality of second layers and thereby expose portions of upper surfaces of the plurality of first layers. These exposed portions of the upper surfaces of the plurality of first layers, which may act as word lines of a memory device, are displaced laterally relative to each other.

    Abstract translation: 形成非易失性存储器件的方法包括在衬底上形成不同材料层的堆叠。 该堆叠包括以第一和第二层的交替顺序布置的多个第一材料的第一层和多个第二层的第二层。 各层的所选择的第一部分被各向同性蚀刻足够的持续时间以限定其中的第一沟槽的第一和第二层的交替序列的侧壁。 多个第一层中的每一个的侧壁相对于多个第二层中的相邻侧壁的侧壁被选择性地蚀刻。 然后执行另一蚀刻步骤以使多个第二层的侧壁凹陷，从而暴露多个第一层的上表面的部分。 可以充当存储器件的字线的多个第一层的上表面的这些暴露部分相对于彼此横向偏移。

    NON-VOLATILE MEMORY DEVICE AND METHOD FOR FABRICATING NON-VOLATILE MEMORY DEVICE
    10.
    发明申请
    NON-VOLATILE MEMORY DEVICE AND METHOD FOR FABRICATING NON-VOLATILE MEMORY DEVICE 有权
    非易失性存储器件的制造方法和非易失性存储器件的制造方法

    公开(公告)号：US20100181610A1

    公开(公告)日：2010-07-22

    申请号：US12650076

    申请日：2009-12-30

    Applicant: Young-Hoo Kim ,  Daehyuk Kang ,  Youngok Kim ,  Sang Won Bae ,  Boun Yoon ,  Kuntack Lee

    Inventor： Young-Hoo Kim ,  Daehyuk Kang ,  Youngok Kim ,  Sang Won Bae ,  Boun Yoon ,  Kuntack Lee

    IPC: H01L29/792

    CPC classification number: H01L29/792 ,  H01L27/11551 ,  H01L27/11556 ,  H01L27/11578 ,  H01L27/11582 ,  H01L29/7926

    Abstract: Provided are nonvolatile memory devices with a three-dimensional structure and methods of fabricating the same. The nonvolatile memory device includes conductive patterns three-dimensionally arranged on a semiconductor substrate, semiconductor patterns that extend from the semiconductor substrate and intersect one-side walls of the conductive patterns, charge storage layers interposed between the semiconductor patterns and one-side walls of the conductive patterns, and seed layer patterns interposed between the charge storage layers and one-side walls of the conductive patterns.

    Abstract translation: 提供具有三维结构的非易失性存储器件及其制造方法。 非易失性存储器件包括三维地布置在半导体衬底上的导电图案，半导体图案从半导体衬底延伸并与导电图案的一侧壁相交，插入在半导体图案和半导体图案的一侧壁之间的电荷存储层 导电图案和介于电荷存储层和导电图案的单侧壁之间的种子层图案。

Patent Agency Ranking