MIGRATING THREADS BETWEEN ASYMMETRIC CORES IN A MULTIPLE CORE PROCESSOR
    5.
    发明申请
    MIGRATING THREADS BETWEEN ASYMMETRIC CORES IN A MULTIPLE CORE PROCESSOR 有权
    在多核心处理器之间的不对称线路之间的传输螺纹

    公开(公告)号:US20140026146A1

    公开(公告)日:2014-01-23

    申请号:US13995340

    申请日:2011-12-29

    IPC分类号: G06F9/50

    摘要: Some implementations provide techniques and arrangements to migrate threads from a first core of a processor to a second core of the processor. For example, some implementations may identify one or more threads scheduled for execution at a processor. The processor may include a plurality of cores, including a first core having a first characteristic and a second core have a second characteristic that is different than the first characteristic. Execution of the one or more threads by the first core may be initiated. A determination may be made whether to apply a migration policy. In response to determining to apply the migration policy, migration of the one or more threads from the first core to the second core may be initiated.

    摘要翻译: 一些实现提供了将线程从处理器的第一核心迁移到处理器的第二核心的技术和布置。 例如,一些实现可以标识被安排在处理器处执行的一个或多个线程。 处理器可以包括多个核,包括具有第一特征的第一核和第二核具有与第一特性不同的第二特性。 可以启动由第一核心执行一个或多个线程。 可以确定是否应用迁移策略。 响应于确定应用迁移策略,可以启动一个或多个线程从第一核到第二核的迁移。

    Method, apparatus and system to dynamically choose an aoptimum power state
    7.
    发明授权
    Method, apparatus and system to dynamically choose an aoptimum power state 有权
    动态选择最佳功率状态的方法,装置和系统

    公开(公告)号:US07917787B2

    公开(公告)日:2011-03-29

    申请号:US12419855

    申请日:2009-04-07

    CPC分类号: G06F1/3203

    摘要: Some embodiments of the invention include an apparatus and method for dynamically choosing an optimum power state. In some embodiments, the optimum power state may be determined from historical information about the various power states that any of the embodiments of the apparatus or a system equipped with embodiments of the apparatus or operating embodiments of the method may encounter. Some embodiments may generate registers to maintain information regarding the various power states. In some embodiments, power management logic may determine the optimum power state based upon this information. Other embodiments are described.

    摘要翻译: 本发明的一些实施例包括用于动态选择最佳功率状态的装置和方法。 在一些实施例中,最佳功率状态可以根据关于各种功率状态的历史信息来确定,该装置或装置的任何实施例装备有该方法的装置或操作实施例的实施例可能会遇到。 一些实施例可以生成寄存器来维护关于各种功率状态的信息。 在一些实施例中,功率管理逻辑可以基于该信息来确定最佳功率状态。 描述其他实施例。

    Modular data transfer architecture
    8.
    发明授权
    Modular data transfer architecture 有权
    模块化数据传输架构

    公开(公告)号:US07664891B2

    公开(公告)日:2010-02-16

    申请号:US11005926

    申请日:2004-12-06

    申请人: Varghese George

    发明人: Varghese George

    IPC分类号: G06F13/00

    CPC分类号: G06F15/7825

    摘要: A system on chip (SoC) integrated circuit includes a plurality of computational blocks. A modular data transfer architecture interconnects the computational blocks for intra-chip communications. The computational blocks include an initiator block and a target block, with the initiator block originating a data communication having a global address associated with the target block. The modular data transfer architecture includes a first peripheral module having an initiator port connected to the initiator block to receive the data communication and a second peripheral module having a target port connected to the target block. A first port mapper within the first peripheral module maps the global address to a first peripheral module target port along a data path towards the second peripheral module. A second port mapper within the second peripheral module maps the global address to the target port connected to the target block. The modular data transfer architecture further includes a plurality of internal modules support intra-chip communications. Each internal module has a plurality of initiator ports connected to target ports of other modules and a plurality of target ports connected to initiator ports of other modules. An internal port mapper for each internal module maps the global address to a certain internal module target port along the data path towards the second peripheral module.

    摘要翻译: 片上系统(SoC)集成电路包括多个计算块。 模块化数据传输架构将用于片内通信的计算块互连。 计算块包括发起者块和目标块,其中发起者块发起具有与目标块相关联的全局地址的数据通信。 模块化数据传输架构包括第一外围模块,其具有连接到启动器块的发起端口以接收数据通信,以及具有连接到目标块的目标端口的第二外围模块。 第一外围模块内的第一端口映射器将全局地址映射到沿第二外围模块的数据路径的第一外围模块目标端口。 第二个外围模块中的第二个端口映射器将全局地址映射到连接到目标块的目标端口。 模块化数据传输架构还包括多个内部模块支持片上通信。 每个内部模块具有连接到其他模块的目标端口的多个启动器端口和连接到其他模块的启动器端口的多个目标端口。 每个内部模块的内部端口映射器将全局地址映射到沿着数据路径的某个内部模块目标端口朝向第二个外围模块。

    METHOD, APPARATUS AND SYSTEM TO DYNAMICALLY CHOOSE AN AOPTIMUM POWER STATE
    9.
    发明申请
    METHOD, APPARATUS AND SYSTEM TO DYNAMICALLY CHOOSE AN AOPTIMUM POWER STATE 有权
    方法,装置和动态动态选择系统

    公开(公告)号:US20090199024A1

    公开(公告)日:2009-08-06

    申请号:US12419855

    申请日:2009-04-07

    IPC分类号: G06F1/00

    CPC分类号: G06F1/3203

    摘要: Some embodiments of the invention include an apparatus and method for dynamically choosing an optimum power state. In some embodiments, the optimum power state may be determined from historical information about the various power states that any of the embodiments of the apparatus or a system equipped with embodiments of the apparatus or operating embodiments of the method may encounter. Some embodiments may generate registers to maintain information regarding the various power states. In some embodiments, power management logic may determine the optimum power state based upon this information. Other embodiments are described.

    摘要翻译: 本发明的一些实施例包括用于动态选择最佳功率状态的装置和方法。 在一些实施例中,最佳功率状态可以根据关于各种功率状态的历史信息来确定,该装置或装置的任何实施例装备有该方法的装置或操作实施例的实施例可能会遇到。 一些实施例可以生成寄存器来维护关于各种功率状态的信息。 在一些实施例中,功率管理逻辑可以基于该信息来确定最佳功率状态。 描述其他实施例。