-
公开(公告)号:US20200144215A1
公开(公告)日:2020-05-07
申请号:US16082244
申请日:2016-06-08
发明人: Sho SUZUKI , Tsuyoshi OSAGA
摘要: A semiconductor substrate (1) has a front surface and a back surface that are opposite each other. A first metal layer (2) is formed on the front surface of the semiconductor substrate (1). A second metal layer (3) for soldering is formed on the first metal layer (2). A third metal layer (5) is formed on the back surface of the semiconductor substrate (1). A fourth metal layer (6) for soldering is formed on the third metal layer (5). The second metal layer (3) has a larger thickness than that of the fourth metal layer (6). The first, third, and fourth metal layers (2, 5, 6) are not divided in a pattern. The second metal layer (3) is divided in a pattern and has a plurality of metal layers electrically connected to each other via the first metal layer (2).
-
公开(公告)号:US20160141284A1
公开(公告)日:2016-05-19
申请号:US14897362
申请日:2013-08-23
发明人: Mikio ISHIHARA , Kazuaki HIYAMA , Tatsuya KAWASE , Tsuyoshi OSAGA
CPC分类号: H01L27/0251 , H01L23/34 , H01L24/06 , H01L24/45 , H01L24/48 , H01L24/49 , H01L27/0629 , H01L2224/0603 , H01L2224/45124 , H01L2224/45147 , H01L2224/48091 , H01L2224/4813 , H01L2224/48132 , H01L2224/4846 , H01L2224/48465 , H01L2224/49175 , H01L2924/00014 , H01L2924/13055 , H01L2924/13091 , H03K17/0828 , H03K2017/0806 , H01L2924/00 , H01L2224/85399 , H01L2224/05599
摘要: A transistor (2) is provided on a semiconductor substrate (8). A temperature detection diode (4) for monitoring temperature of an upper surface of the semiconductor substrate (8) is provided on the semiconductor substrate (8). An external electrode (7) is connected in common to an emitter (E) of the transistor (2) and a cathode (K) of the temperature detection diode (4). Therefore, an external electrode for the cathode (K) of the temperature detection diode (4) can be removed, and thus the device can be reduced in size and improved in terms of ease of assembly.
摘要翻译: 晶体管(2)设置在半导体衬底(8)上。 用于监测半导体衬底(8)的上表面的温度的温度检测二极管(4)设置在半导体衬底(8)上。 外部电极(7)共同连接到晶体管(2)的发射极(E)和温度检测二极管(4)的阴极(K)。 因此,可以去除用于温度检测二极管(4)的阴极(K)的外部电极,因此可以减小装置的尺寸并且在组装的容易性方面得到改进。
-
公开(公告)号:US20240014206A1
公开(公告)日:2024-01-11
申请号:US18254665
申请日:2021-04-26
发明人: Tsuyoshi OSAGA , Yasuo ATA , Yuki HATA
IPC分类号: H01L27/06 , H01L29/861 , H01L29/739
CPC分类号: H01L27/0664 , H01L29/8613 , H01L29/7397
摘要: An IGBT region (2) and a diode region (3) are provided on a semiconductor substrate (1) and have an emitter electrode (16) on a surface of the semiconductor substrate (1). A sense IGBT region (4) is provided on the semiconductor substrate (1), has a smaller area than that of the IGBT region (2), and includes a sense emitter electrode (20) provided on the surface of the semiconductor substrate (1) and separated from the emitter electrode (16). A sense diode region (3) is provided on the semiconductor substrate (1), has a smaller area than that of the diode region (3), and includes a sense anode electrode provided on the surface of the semiconductor substrate (1) and separated from the emitter electrode (16). The sense diode region (3) is separated from the IGBT region (2) by a distance equal to or greater than that of the drift layer (8).
-
公开(公告)号:US20210233873A1
公开(公告)日:2021-07-29
申请号:US15734477
申请日:2018-11-19
发明人: Takaki ITO , Tsuyoshi OSAGA , Kota KIMURA
摘要: An oxide film (4) is provided on an upper surface of the semiconductor substrate (1). A guard ring (3) is provided on the upper surface of the semiconductor substrate (1). An organic insulating film (6) directly contacts the oxide film (4) in a termination region (7) between the guard ring (3) and an outer edge portion of the semiconductor substrate (1). A groove (8) is provided on the upper surface of the semiconductor substrate (1) in the termination region (7). The groove (8) is embedded with the organic insulating film (6).
-
公开(公告)号:US20160126156A1
公开(公告)日:2016-05-05
申请号:US14894456
申请日:2013-08-28
发明人: Tsuyoshi OSAGA , Mikio ISHIHARA , Kazuaki HIYAMA , Tatsuya KAWASE
IPC分类号: H01L23/34 , H01L29/423 , H01L27/06 , H01L23/00 , H01L23/538 , H01L29/739 , H01L29/861
CPC分类号: H01L23/34 , H01L23/49562 , H01L23/5386 , H01L24/02 , H01L24/05 , H01L24/06 , H01L24/29 , H01L24/33 , H01L24/45 , H01L24/48 , H01L24/49 , H01L27/0629 , H01L27/0664 , H01L29/4236 , H01L29/42372 , H01L29/7397 , H01L29/7811 , H01L29/7813 , H01L29/861 , H01L2224/0237 , H01L2224/04042 , H01L2224/05548 , H01L2224/0603 , H01L2224/291 , H01L2224/33181 , H01L2224/45124 , H01L2224/48091 , H01L2224/48247 , H01L2224/49113 , H01L2924/13055 , H01L2924/13091 , H01L2924/00014 , H01L2924/00 , H01L2924/00012 , H01L2924/014
摘要: A ground working tool comprising a tubular base body with an inner receiving space for receiving a cylindrical core of solid ground material, connector mechanism for connecting the tubular base body with a rotary drive and locking mechanism for locking the core in the receiving space of the tubular base body. The locking mechanism involves at least one locking unit having a guide rail being disposed at an inner side of the tubular base body and arranged with a deviation angle relative to a tangential direction of the tubular base body and the locking unit further comprises at least one locking element, which is moveably mounted on the guide rail between a radially outer releasing position and a radially inner locking position, in which the core is clamped within the receiving space by means of the at least one locking element.
摘要翻译: 一种地面加工工具,其包括具有用于容纳固体磨碎材料的圆柱形芯的内部容纳空间的管状基体,用于将管状基体与旋转驱动器连接的连接器机构和用于将芯锁定在管状容纳空间中的锁定机构 基体 所述锁定机构包括至少一个锁定单元,所述至少一个锁定单元具有导轨,所述导轨设置在所述管状基体的内侧,并且相对于所述管状基体的切线方向布置有偏离角,并且所述锁定单元还包括至少一个锁定 元件,其可移动地安装在径向外部释放位置和径向内部锁定位置之间的导轨上,其中通过所述至少一个锁定元件将所述芯部夹在所述容纳空间内。
-
公开(公告)号:US20230040727A1
公开(公告)日:2023-02-09
申请号:US17759134
申请日:2020-05-13
发明人: Yuki HATA , Tsuyoshi OSAGA , Yasuo ATA
IPC分类号: H01L21/768 , H01L21/52 , H01L21/67 , H01L23/492
摘要: A semiconductor device includes: a semiconductor substrate; an upper surface electrode formed on an upper surface side of the semiconductor substrate; an insulating film formed on the upper surface side of the semiconductor substrate; and a lower surface electrode formed on a lower surface side of the semiconductor substrate and having a larger area than that of the upper surface electrode, wherein the upper surface electrode and the lower surface electrode are electrodes having a compressive stress.
-
公开(公告)号:US20220399291A1
公开(公告)日:2022-12-15
申请号:US17624040
申请日:2019-10-08
发明人: Tsuyoshi OSAGA
IPC分类号: H01L23/00
摘要: The present invention relates to a semiconductor device. The semiconductor device includes: a first main electrode provided on an active region; a second main electrode provided on an opposite side of the semiconductor substrate from the first main electrode; a protection film covering a terminal region; and a non-electrolytic plating layer provided on the first main electrode not covered by the protection film, the first main electrode includes a center electrode in a center part and an outer peripheral electrode provided along the center electrode to be separately from the center electrode, the protection film is provided to extend from the terminal region to an end edge portion of the outer peripheral electrode, the center electrode and the outer peripheral electrode include: a first metal layer; and a second metal layer provided on the first metal layer, and the outer peripheral electrode includes a hole part to reach the first metal layer.
-
公开(公告)号:US20200373382A1
公开(公告)日:2020-11-26
申请号:US16619430
申请日:2017-09-07
发明人: Tsuyoshi OSAGA , Yasuo ATA
IPC分类号: H01L29/06 , H01L29/739 , H01L27/088
摘要: A semiconductor device includes, on an upper surface side of an N−-type drift layer, a P-type well layer, an N-type emitter layer, a gate insulation film, and a gate electrode, and includes, on a lower surface side of the N−-type drift layer, an N-type buffer layer, a P-type collector layer, and an N++-type layer. The N++-type layer is partially formed in the N-type buffer layer. The N++-type layer has impurity concentration being higher than impurity concentration of the N-type buffer layer and being equal to or higher than impurity concentration of the P-type collector layer.
-
公开(公告)号:US20200075311A1
公开(公告)日:2020-03-05
申请号:US16466458
申请日:2017-04-07
发明人: Tsuyoshi OSAGA , Yasuo ATA
IPC分类号: H01L21/02 , H01L21/683 , H01L21/768
摘要: A back surface of a wafer is formed with a ring-shaped projecting portion. The wafer is cut with a blade from a side of a front surface of the wafer in a state where the projecting portion of the wafer with a back surface facing upward is supported.
-
-
-
-
-
-
-
-