-
公开(公告)号:US10068808B2
公开(公告)日:2018-09-04
申请号:US15294797
申请日:2016-10-17
发明人: Li-Wei Feng , Shih-Hung Tsai , Chao-Hung Lin , Hon-Huei Liu , Shih-Fang Hong , Jyh-Shyang Jenq
IPC分类号: H01L21/8238 , H01L21/225 , H01L21/324 , H01L27/092 , H01L29/66 , H01L29/78
摘要: A semiconductor device includes: a fin-shaped structure on a substrate, in which the fin-shaped structure includes a top portion and a bottom portion; a doped layer around the bottom portion of the fin-shaped structure; a first liner on the doped layer, and a second liner on the top portion and the bottom portion of the fin-shaped structure. Preferably, the first liner and the second liner are made of different material.
-
公开(公告)号:US20170194193A1
公开(公告)日:2017-07-06
申请号:US15465606
申请日:2017-03-22
发明人: Chung-Yi Chiu , Shih-Fang Hong , Chao-Hung Lin
IPC分类号: H01L21/762 , H01L29/161 , H01L29/66 , H01L29/06 , H01L21/02 , H01L29/78
CPC分类号: H01L29/7851 , H01L21/02532 , H01L21/76224 , H01L29/0649 , H01L29/1054 , H01L29/66795 , H01L29/7848 , H01L29/7849 , H01L29/785
摘要: A semiconductor device and a method of fabricating the same, the semiconductor device includes a silicon substrate, a fin shaped structure and a shallow trench isolation. The fin shaped structure is disposed on the silicon substrate and includes a silicon germanium (SiGe) layer extending from bottom to top in the fin shaped structure. The shallow trench isolation covers a bottom portion of the fin shaped structure.
-
公开(公告)号:US09653290B2
公开(公告)日:2017-05-16
申请号:US15378015
申请日:2016-12-13
发明人: Li-Wei Feng , Shih-Hung Tsai , Shih-Fang Hong , Chao-Hung Lin , Jyh-Shyang Jenq
CPC分类号: H01L21/02603 , H01L21/823807 , H01L29/0669 , H01L29/0673 , H01L29/42392 , H01L29/66439 , H01L29/66469 , H01L29/775 , H01L29/78696
摘要: A method for manufacturing a nanowire transistor device includes the following steps: A substrate is provided, and the substrate includes a plurality of nanowires suspended thereon. Each of the nanowires includes a first semiconductor core. Next, a first selective epitaxial growth process is performed to form second semiconductor cores respectively surrounding the first semiconductor cores. The second semiconductor cores are spaced apart from the substrate. After forming the second semiconductor core, a gate is formed on the substrate.
-
公开(公告)号:US20170033019A1
公开(公告)日:2017-02-02
申请号:US15294797
申请日:2016-10-17
发明人: Li-Wei Feng , Shih-Hung Tsai , Chao-Hung Lin , Hon-Huei Liu , Shih-Fang Hong , Jyh-Shyang Jenq
IPC分类号: H01L21/8238 , H01L27/092 , H01L21/225
CPC分类号: H01L21/823821 , H01L21/2255 , H01L21/2256 , H01L21/324 , H01L21/823807 , H01L21/823814 , H01L21/823892 , H01L27/0924 , H01L29/66803 , H01L29/7851
摘要: A semiconductor device includes: a fin-shaped structure on a substrate, in which the fin-shaped structure includes a top portion and a bottom portion; a doped layer around the bottom portion of the fin-shaped structure; a first liner on the doped layer, and a second liner on the top portion and the bottom portion of the fin-shaped structure. Preferably, the first liner and the second liner are made of different material.
摘要翻译: 半导体器件包括:在基板上的鳍状结构,其中鳍状结构包括顶部和底部; 围绕所述鳍状结构的底部的掺杂层; 在掺杂层上的第一衬垫,以及鳍状结构的顶部和底部上的第二衬垫。 优选地,第一衬垫和第二衬套由不同的材料制成。
-
公开(公告)号:US09208276B1
公开(公告)日:2015-12-08
申请号:US14822907
申请日:2015-08-11
发明人: Po-Chao Tsao , Shih-Fang Hong , Chia-Wei Huang , Ming-Jui Chen , Shih-Fang Tzou , Ming-Te Wei
CPC分类号: G06F17/5068 , G03F1/144 , G03F1/36
摘要: A method of generating a layout pattern including a FinFET structure layout includes the following processes. First, a layout pattern, which includes a sub-pattern having pitches in simple integer ratios, is provided to a computer system. The sub-pattern is then classified into a first sub-pattern and a second sub-pattern. Afterwards, first stripe patterns and at least one second stripe pattern are generated. The longitudinal edges of the first stripe patterns are aligned with the longitudinal edges of the first sub-pattern and the first stripe patterns have equal spacings and widths. The positions of the second stripe patterns correspond to the positions of the blank pattern, and spacings or widths of the second stripe patterns are different from the spacings or widths of the first stripe patterns. Finally, the first stripe patterns and the second stripe pattern are outputted to a photomask.
摘要翻译: 生成包括FinFET结构布局的布局图案的方法包括以下处理。 首先,将包括具有简单整数比例的间距的子图案的布局图案提供给计算机系统。 然后将子图案分类为第一子图案和第二子图案。 之后,产生第一条纹图案和至少一个第二条纹图案。 第一条形图案的纵向边缘与第一子图案的纵向边缘对准,并且第一条纹图案具有相等的间距和宽度。 第二条纹图案的位置对应于空白图案的位置,第二条纹图案的间距或宽度不同于第一条纹图案的间距或宽度。 最后,将第一条纹图案和第二条纹图案输出到光掩模。
-
6.
公开(公告)号:US09000483B2
公开(公告)日:2015-04-07
申请号:US13895367
申请日:2013-05-16
发明人: Shih-Fang Hong , Po-Chao Tsao
IPC分类号: H01L31/0328 , H01L29/94 , H01L27/088
CPC分类号: H01L29/66795 , H01L27/0886 , H01L29/6653
摘要: A semiconductor device includes a substrate, a first fin structure, an electrical contact structure and a gate structure. The first fin structure includes a horizontal fin structure extending along a first direction and a vertical fin structure extending along a second direction. The substrate has a first region and a second region. A portion of the horizontal fin structure and the vertical fin structure are disposed in the first region, and the electrical contact structure directly covers the horizontal fin structure and the vertical fin structure within the first region. The gate structure partially overlaps the horizontal fin structure within the second region.
摘要翻译: 半导体器件包括衬底,第一鳍结构,电接触结构和栅极结构。 第一翅片结构包括沿着第一方向延伸的水平翅片结构和沿着第二方向延伸的垂直翅片结构。 衬底具有第一区域和第二区域。 水平翅片结构和垂直翅片结构的一部分设置在第一区域中,并且电接触结构直接覆盖第一区域内的水平翅片结构和垂直翅片结构。 栅极结构部分地与第二区域内的水平翅片结构重叠。
-
公开(公告)号:US10692777B2
公开(公告)日:2020-06-23
申请号:US16053737
申请日:2018-08-02
发明人: Li-Wei Feng , Shih-Hung Tsai , Chao-Hung Lin , Hon-Huei Liu , Shih-Fang Hong , Jyh-Shyang Jenq
IPC分类号: H01L21/8238 , H01L21/225 , H01L21/324 , H01L27/092 , H01L29/66 , H01L29/78
摘要: A semiconductor device includes: a substrate having a first region and a second region; a first fin-shaped structure on the first region and a second fin-shaped structure on the second region, wherein each of the first fin-shaped structure and the second fin-shaped structure comprises a top portion and a bottom portion; a first doped layer around the bottom portion of the first fin-shaped structure; a second doped layer around the bottom portion of the second fin-shaped structure; a first liner on the first doped layer; and a second liner on the second doped layer.
-
公开(公告)号:US20180342426A1
公开(公告)日:2018-11-29
申请号:US16053737
申请日:2018-08-02
发明人: Li-Wei Feng , Shih-Hung Tsai , Chao-Hung Lin , Hon-Huei Liu , Shih-Fang Hong , Jyh-Shyang Jenq
IPC分类号: H01L21/8238 , H01L29/78 , H01L29/66 , H01L27/092 , H01L21/225 , H01L21/324
CPC分类号: H01L21/823821 , H01L21/2255 , H01L21/2256 , H01L21/324 , H01L21/823807 , H01L21/823814 , H01L21/823892 , H01L27/0924 , H01L29/66803 , H01L29/7851
摘要: A semiconductor device includes: a substrate having a first region and a second region; a first fin-shaped structure on the first region and a second fin-shaped structure on the second region, wherein each of the first fin-shaped structure and the second fin-shaped structure comprises a top portion and a bottom portion; a first doped layer around the bottom portion of the first fin-shaped structure; a second doped layer around the bottom portion of the second fin-shaped structure; a first liner on the first doped layer; and a second liner on the second doped layer.
-
公开(公告)号:US09502252B2
公开(公告)日:2016-11-22
申请号:US14637400
申请日:2015-03-04
发明人: Li-Wei Feng , Shih-Hung Tsai , Chao-Hung Lin , Hon-Huei Liu , Shih-Fang Hong , Jyh-Shyang Jenq
IPC分类号: H01L21/225 , H01L21/8238 , H01L21/324 , H01L27/092
CPC分类号: H01L21/823821 , H01L21/2255 , H01L21/2256 , H01L21/324 , H01L21/823807 , H01L21/823814 , H01L21/823892 , H01L27/0924 , H01L29/66803 , H01L29/7851
摘要: A method for fabricating semiconductor device is disclosed. The method includes the steps of: providing a substrate having at least one fin-shaped structure thereon, in which the fin-shaped structure comprises a top portion and a bottom portion; and forming a doped layer and a first liner around the bottom portion of the fin-shaped structure.
摘要翻译: 公开了半导体器件的制造方法。 该方法包括以下步骤:提供其上具有至少一个鳍状结构的基底,其中鳍状结构包括顶部和底部; 以及围绕所述鳍状结构的底部部分形成掺杂层和第一衬垫。
-
公开(公告)号:US09455194B1
公开(公告)日:2016-09-27
申请号:US14864852
申请日:2015-09-24
发明人: Li-Wei Feng , Chien-Ting Lin , Shih-Hung Tsai , Ssu-I Fu , Hon-Huei Liu , Shih-Fang Hong , Chao-Hung Lin , Jyh-Shyang Jenq
IPC分类号: H01L21/461 , H01L21/8234 , H01L21/3065 , H01L21/308
CPC分类号: H01L21/823412 , H01L21/3086 , H01L21/823431
摘要: A method for fabricating semiconductor device is disclosed. The method includes the steps of: providing a substrate having a first region and a second region defined thereon; forming a material layer on the substrate; forming a plurality of first mandrels on the material layer of the first region and the second region; forming first spacers adjacent to the first mandrels; forming a hard mask on the first region; trimming the first spacers on the second region; removing the first mandrels; using the first spacers to remove part of the material layer for forming a plurality of second mandrels; forming second spacers adjacent to the second mandrels; removing the second mandrels; and using the second spacers to remove part of the substrate for forming a plurality of fin-shaped structures.
摘要翻译: 公开了半导体器件的制造方法。 该方法包括以下步骤:提供具有限定在其上的第一区域和第二区域的衬底; 在所述基板上形成材料层; 在所述第一区域和所述第二区域的材料层上形成多个第一心轴; 形成与所述第一心轴相邻的第一间隔件; 在第一区域上形成硬掩模; 修剪第二区域上的第一间隔物; 去除第一个心轴; 使用所述第一间隔件去除用于形成多个第二心轴的所述材料层的一部分; 形成与所述第二心轴相邻的第二间隔件; 移除第二个心轴; 并且使用第二间隔件去除用于形成多个鳍状结构的基板的一部分。
-
-
-
-
-
-
-
-
-