利索-全球专利检索

  1. 登录
  2. 注册

搜索结果

45 条记录 (耗时 0.021 秒)

    Software constructed strands for execution on a multi-core architecture
    1.
    发明授权
    Software constructed strands for execution on a multi-core architecture 有权
    用于在多核架构上执行的软件构造的线

    公开(公告)号：US08789031B2

    公开(公告)日：2014-07-22

    申请号：US11901644

    申请日：2007-09-18

    申请人： Wei Liu ,  Lixin Su ,  Youfeng Wu ,  Herbert Hum

    发明人： Wei Liu ,  Lixin Su ,  Youfeng Wu ,  Herbert Hum

    IPC分类号： G06F9/45

    CPC分类号： G06F8/433

    摘要： In one embodiment, the present invention includes a software-controlled method of forming instruction strands. The software may include instructions to obtain code of a superblock including a plurality of basic blocks, build a dependency directed acyclic graph (DAG) for the code, sort nodes coupled by edges of the dependency DAG into a topological order, form strands from the nodes based on hardware constraints, rule constraints, and scheduling constraints, and generate executable code for the strands and store the executable code in a storage. Other embodiments are described and claimed.

    摘要翻译： 在一个实施例中，本发明包括一种形成指令串的软件控制方法。 软件可以包括用于获得包括多个基本块的超级块的代码的指令，为代码构建依赖性有向非循环图（DAG），将依赖性DAG的边缘耦合的分类节点排列成拓扑顺序，从节点形成线 基于硬件约束，规则约束和调度约束，并且生成链的可执行代码并将可执行代码存储在存储器中。 描述和要求保护其他实施例。

    Software constructed stands for execution on a multi-core architecture
    2.
    发明申请
    Software constructed stands for execution on a multi-core architecture 有权
    构建的软件代表在多核架构上执行

    公开(公告)号：US20090077360A1

    公开(公告)日：2009-03-19

    申请号：US11901644

    申请日：2007-09-18

    申请人： Wei Liu ,  Lixin Su ,  Youfeng Wu ,  Herbert Hum

    发明人： Wei Liu ,  Lixin Su ,  Youfeng Wu ,  Herbert Hum

    IPC分类号： G06F9/44 ,  G06F9/38

    CPC分类号： G06F8/433

    摘要： In one embodiment, the present invention includes a software-controlled method of forming instruction strands. The software may include instructions to obtain code of a superblock including a plurality of basic blocks, build a dependency directed acyclic graph (DAG) for the code, sort nodes coupled by edges of the dependency DAG into a topological order, form strands from the nodes based on hardware constraints, rule constraints, and scheduling constraints, and generate executable code for the strands and store the executable code in a storage. Other embodiments are described and claimed.

    摘要翻译： 在一个实施例中，本发明包括一种形成指令串的软件控制方法。 软件可以包括用于获得包括多个基本块的超级块的代码的指令，为代码构建依赖性有向非循环图（DAG），将依赖性DAG的边缘耦合的分类节点排列成拓扑顺序，从节点形成线 基于硬件约束，规则约束和调度约束，并且生成链的可执行代码并将可执行代码存储在存储器中。 描述和要求保护其他实施例。

    Compressing and accessing a microcode ROM
    3.
    发明申请
    Compressing and accessing a microcode ROM 有权
    压缩和访问微码ROM

    公开(公告)号：US20070022279A1

    公开(公告)日：2007-01-25

    申请号：US11186240

    申请日：2005-07-20

    申请人： Youfeng Wu ,  Sangwook Kim ,  Mauricio Breternitz ,  Herbert Hum

    发明人： Youfeng Wu ,  Sangwook Kim ,  Mauricio Breternitz ,  Herbert Hum

    IPC分类号： G06F9/44

    CPC分类号： G06F12/06 ,  G06F8/4436 ,  G06F9/30178 ,  G06F2212/401

    摘要： An arrangement is provided for compressing microcode ROM (“uROM”) in a processor and for efficiently accessing a compressed “uROM”. A clustering-based approach may be used to effectively compress a uROM. The approach groups similar columns of microcode into different clusters and identifies unique patterns within each cluster. Only unique patterns identified in each cluster are stored in a pattern storage. Indices, which help map an address of a microcode word (“uOP”) to be fetched from a uROM to unique patterns required for the uOP, may be stored in an index storage. Typically it takes a longer time to fetch a uOP from a compressed uROM than from an uncompressed uROM. The compressed uROM may be so designed that the process of fetching a uOP (or uOPs) from a compressed uROM may be fully-pipelined to reduce the access latency.

    摘要翻译： 提供了一种用于在处理器中压缩微代码ROM（“uROM”）并有效访问压缩的“uROM”的装置。 可以使用基于聚类的方法来有效地压缩uROM。 该方法将相似的微代码列组合成不同的集群，并识别每个集群内的唯一模式。 每个集群中唯一标识的模式都存储在模式存储中。 帮助将从uROM获取的微代码字（“uOP”）的地址映射到uOP所需的唯一模式的索引可以存储在索引存储器中。 通常，从压缩的uROM获取uop比从未压缩的uROM获取更长的时间。 压缩的uROM可以被设计成使得从压缩的uROM获取uop（或uop）的过程可以被完全流水线化以减少访问等待时间。

    Compressing microcode
    4.
    发明授权
    Compressing microcode 有权
    压缩微码

    公开(公告)号：US07095342B1

    公开(公告)日：2006-08-22

    申请号：US11096152

    申请日：2005-03-31

    申请人： Herbert Hum ,  Mauricio Breternitz, Jr. ,  Youfeng Wu ,  Sangwook Kim

    发明人： Herbert Hum ,  Mauricio Breternitz, Jr. ,  Youfeng Wu ,  Sangwook Kim

    IPC分类号： H03M7/40

    CPC分类号： H03M7/3084

    摘要： In one embodiment, the present invention includes a method to compress data stored in a memory to reduce size and power consumption. The method includes segmenting each word of a code portion into multiple fields, forming tables having unique entries for each of the fields, and assigning a pointer to each of the unique entries in each of the tables. Other embodiments are described and claimed.

    摘要翻译： 在一个实施例中，本发明包括一种压缩存储在存储器中的数据以减小尺寸和功率消耗的方法。 该方法包括将代码部分的每个字段分割成多个字段，形成具有用于每个字段的唯一条目的表，并且将指针分配给每个表中的每个唯一条目。 描述和要求保护其他实施例。

    Compressing and accessing a microcode ROM
    5.
    发明授权
    Compressing and accessing a microcode ROM 有权
    压缩和访问微码ROM

    公开(公告)号：US08099587B2

    公开(公告)日：2012-01-17

    申请号：US11186240

    申请日：2005-07-20

    申请人： Youfeng Wu ,  Sangwook Kim ,  Mauricio Breternitz, Jr. ,  Herbert Hum

    发明人： Youfeng Wu ,  Sangwook Kim ,  Mauricio Breternitz, Jr. ,  Herbert Hum

    IPC分类号： G06F9/00

    CPC分类号： G06F12/06 ,  G06F8/4436 ,  G06F9/30178 ,  G06F2212/401

    摘要： An arrangement is provided for compressing microcode ROM (“uROM”) in a processor and for efficiently accessing a compressed “uROM”. A clustering-based approach may be used to effectively compress a uROM. The approach groups similar columns of microcode into different clusters and identifies unique patterns within each cluster. Only unique patterns identified in each cluster are stored in a pattern storage. Indices, which help map an address of a microcode word (“uOP”) to be fetched from a uROM to unique patterns required for the uOP, may be stored in an index storage. Typically it takes a longer time to fetch a uOP from a compressed uROM than from an uncompressed uROM. The compressed uROM may be so designed that the process of fetching a uOP (or uOPs) from a compressed uROM may be fully-pipelined to reduce the access latency.

    摘要翻译： 提供了一种用于在处理器中压缩微代码ROM（“uROM”）并有效访问压缩的“uROM”的装置。 可以使用基于聚类的方法来有效地压缩uROM。 该方法将相似的微代码列组合成不同的集群，并识别每个集群内的唯一模式。 每个集群中唯一标识的模式都存储在模式存储中。 帮助将从uROM获取的微代码字（“uOP”）的地址映射到uOP所需的唯一模式的索引可以存储在索引存储器中。 通常，从压缩的uROM获取uop比从未压缩的uROM获取更长的时间。 压缩的uROM可以被设计成使得从压缩的uROM获取uop（或uop）的过程可以被完全流水线化以减少访问等待时间。

    EFFICIENT DATA TRANSFER BETWEEN A PROCESSOR CORE AND AN ACCELERATOR
    6.
    发明申请
    EFFICIENT DATA TRANSFER BETWEEN A PROCESSOR CORE AND AN ACCELERATOR 有权
    加工商核心和加速器之间的有效数据传输

    公开(公告)号：US20150269074A1

    公开(公告)日：2015-09-24

    申请号：US14222792

    申请日：2014-03-24

    申请人： Pinkesh Shah ,  Herbert Hum ,  Lingdan Zeng

    发明人： Pinkesh Shah ,  Herbert Hum ,  Lingdan Zeng

    IPC分类号： G06F12/08 ,  G06F13/28 ,  G06F12/12

    CPC分类号： G06F12/084 ,  G06F12/122 ,  G06F13/28 ,  G06F2212/601 ,  G06F2212/6042

    摘要： A processor writes input data to a cache line of a shared cache, wherein the input data is ready to be operated on by an accelerator. It then notifies an accelerator that the input data is ready to be processed. The processor then determines that output data of the accelerator is ready to be consumed, the output data being located at the cache line or an additional cache line of the shared cache, wherein the cache line or the additional cache line comprises a set first flag that indicates the cache line or the additional cache line was modified by the accelerator and that prevents the output data from being removed from the cache line or the additional cache line until the output data is read by the processor. The processor reads and processes the output data from the cache line or the additional cache.

    摘要翻译： 处理器将输入数据写入共享高速缓存的高速缓存行，其中输入数据准备好由加速器操作。 然后通知加速器输入数据准备好进行处理。 处理器然后确定加速器的输出数据准备好被消耗，输出数据位于高速缓存行或共享高速缓存的附加高速缓存行，其中高速缓存线或附加高速缓存线包括设置的第一标志， 指示高速缓存行或附加高速缓存行被加速器修改，并且防止输出数据从高速缓存行或附加高速缓存行中移除，直到输出数据被处理器读取。 处理器从高速缓存行或附加高速缓存读取并处理输出数据。

    HYBRID INPUT/OUTPUT WRITE OPERATIONS
    7.
    发明申请
    HYBRID INPUT/OUTPUT WRITE OPERATIONS 审中-公开
    混合输入/输出写操作

    公开(公告)号：US20150113221A1

    公开(公告)日：2015-04-23

    申请号：US13997426

    申请日：2013-03-15

    申请人： Herbert Hum ,  Chandra Joshi ,  Rahul Pal ,  Luke Chang

    发明人： Herbert Hum ,  Chandra Joshi ,  Rahul Pal ,  Luke Chang

    IPC分类号： G06F12/08

    CPC分类号： G06F12/0871 ,  G06F12/0875 ,  G06F2212/225 ,  G06F2212/452 ,  Y02D10/13

    摘要： A first processor receives a write request from an input/output (I/O) device connected to the first processor. The first processor determines whether the write request satisfies an allocating write criterion. Responsive to determining that the write request satisfies the allocating write criterion, the first processor writes data associated with the write request to a cache of the first processor.

    摘要翻译： 第一处理器从连接到第一处理器的输入/输出（I / O）设备接收写请求。 第一处理器确定写入请求是否满足分配写入标准。 响应于确定写请求满足分配写标准，第一处理器将与写请求相关联的数据写入第一处理器的高速缓存。

    SYSTEM AND METHOD FOR RESERVATION STATION LOAD DEPENDENCY MATRIX
    10.
    发明申请
    SYSTEM AND METHOD FOR RESERVATION STATION LOAD DEPENDENCY MATRIX 有权
    用于预留站负载依赖矩阵的系统和方法

    公开(公告)号：US20090328057A1

    公开(公告)日：2009-12-31

    申请号：US12164666

    申请日：2008-06-30

    申请人： Sagi LAHAV ,  Guy Patkin ,  Zeev Sperber ,  Herbert Hum ,  Shih-Lien Lu ,  Srikanth T. Srinivasan

    发明人： Sagi LAHAV ,  Guy Patkin ,  Zeev Sperber ,  Herbert Hum ,  Shih-Lien Lu ,  Srikanth T. Srinivasan

    IPC分类号： G06F9/445

    CPC分类号： G06F9/3838 ,  G06F9/3017 ,  G06F9/3834 ,  G06F9/384 ,  G06F9/3859

    摘要： A device and method may fetch an instruction or micro-operation for execution. An indication may be made as to whether the instruction is dependent upon any source values corresponding to a set of previously fetched instructions. A value may be stored corresponding to each source value from which the first instruction depends. An indication may be made for each of the set of sources of the instruction, whether the source depends on a previously loaded value or source, where indicating may include storing a value corresponding to the indication. The instruction may be executed after the stored values associated with the instruction indicate the dependencies are satisfied.

    摘要翻译： 设备和方法可以获取用于执行的指令或微操作。 可以指示该指令是否取决于对应于一组先前获取的指令的任何源值。 可以存储对应于第一指令所依赖的每个源值的值。 可以针对指令的每个源的指示，源是否依赖于先前加载的值或源，其中指示可以包括存储对应于指示的值。 可以在与指令相关联的存储值表示满足依赖性之后执行指令。