Production of electroless Co(P) with designed coercivity
    1.
    发明授权
    Production of electroless Co(P) with designed coercivity 失效
    生产具有设计矫顽力的无电镀Co(P)

    公开(公告)号:US06197364B1

    公开(公告)日:2001-03-06

    申请号:US09373792

    申请日:1999-08-09

    IPC分类号: B05D512

    CPC分类号: G11B5/858 C23C18/36 H01F41/24

    摘要: This invention provides a method and solution for the electroless deposition of Co(P) with a designed coercivity via the programmed addition of supporting electrolytes comprising such sulfur containing compounds as sulfamic acid, potassium sulfate or sodium sulfate to a solution having a source of cobalt ions, a source of citrate ions, a buffering compound to stabilize the pH of the solution, a source of hypophosphite ions and sufficient hydroxide anions to obtain a pH of between about 7 and 9. The magnetized Co(P) material is useful in, for example, rigid magnetic storage disks, hard bias layers for MR thin film heads and magnetic detector tags.

    摘要翻译: 本发明提供了一种通过向含有钴离子源的溶液中加入包含含硫化合物如氨基磺酸,硫酸钾或硫酸钠的支持电解质来设计具有设计矫顽力的Co(P)的无电沉积方法和解决方案 ,柠檬酸根离子源,用于稳定溶液pH的缓冲化合物,次磷酸根离子源和足够的氢氧化物阴离子,以获得约7至9的pH。磁化的Co(P)材料可用于 例如,刚性磁存储盘,用于MR薄膜头的硬偏置层和磁性检测器标签。

    CMOS compatible integrated dielectric optical waveguide coupler and fabrication
    3.
    发明授权
    CMOS compatible integrated dielectric optical waveguide coupler and fabrication 有权
    CMOS兼容的集成介质光波导耦合器和制造

    公开(公告)号:US07738753B2

    公开(公告)日:2010-06-15

    申请号:US12164580

    申请日:2008-06-30

    IPC分类号: G02B6/12 G02B6/10 H01L21/302

    CPC分类号: G02B6/30 B82Y20/00 G02B6/1223

    摘要: An optoelectronic circuit fabrication method and integrated circuit apparatus fabricated therewith. Integrated circuits are fabricated with an integral optical coupling transition to efficiently couple optical energy from an optical fiber to an integrated optical waveguide on the integrated circuit. Layers of specific materials are deposited onto a semiconductor circuit to support etching of a trench to receive an optical coupler that performs proper impedance matching between an optical fiber and an on-circuit optical waveguide that extends part way into the transition channel. A silicon based dielectric that includes at least a portion with a refractive index substantially equal to a section of the optical fiber is deposited into the etched trench to create the optical coupler. Silicon based dielectrics with graded indices are also able to be used. Chemical mechanical polishing is used finalize preparation of the optical transition and integrated circuit.

    摘要翻译: 一种光电子电路制造方法及其制造的集成电路装置。 集成电路采用集成光耦合过渡制造,以有效地将光能从光纤耦合到集成电路上的集成光波导。 特定材料的层被沉积到半导体电路上以支持蚀刻沟槽以接收光纤耦合器,该光耦合器在光纤和部分地延伸到过渡通道中的在线光波导之间执行适当的阻抗匹配。 包括折射率基本上等于光纤的一部分的至少一部分的硅基电介质被沉积到蚀刻沟槽中以产生光耦合器。 也可以使用具有分级指数的硅基电介质。 化学机械抛光用于确定光学转换和集成电路的准备。

    Method of obtaining release-standing micro structures and devices by selective etch removal of protective and sacrificial layer using the same
    4.
    发明申请
    Method of obtaining release-standing micro structures and devices by selective etch removal of protective and sacrificial layer using the same 失效
    通过使用其去除保护层和牺牲层的方法来获得释放稳定的微结构和器件

    公开(公告)号:US20060178004A1

    公开(公告)日:2006-08-10

    申请号:US11053610

    申请日:2005-02-08

    IPC分类号: H01L21/4763

    摘要: A method of patterning and releasing chemically sensitive low k films without the complication of a permanent hardmask stack, yielding an unaltered free-standing structure is provided. The method includes providing a structure including a Si-containing substrate having in-laid etch stop layers located therein; forming a chemically sensitive low k film and a protective hardmask having a pattern atop the structure; transferring the pattern to the chemically sensitive low k film to provide an opening that exposes a portion of the Si-containing substrate; and etching the exposed portion of the Si-containing substrate through the opening to provide a cavity in the Si-containing substrate in which a free-standing low k film structure is formed, while removing the hardmask. In accordance with the present invention, the etching comprises a XeF2 etch gas.

    摘要翻译: 提供了图案化和释放化学敏感性低k膜的方法,而不需要永久性硬掩模堆叠的复杂性,产生未改变的独立结构。 该方法包括提供包括其中位于其中的内置蚀刻停止层的含Si衬底的结构; 形成化学敏感的低k膜和在结构顶部具有图案的保护性硬掩模; 将图案转移到化学敏感的低k膜上以提供暴露一部分含Si衬底的开口; 并且通过所述开口蚀刻含Si衬底的暴露部分,以在去除硬掩模的同时在其中形成独立的低k膜结构的含Si衬底中提供空腔。 根据本发明,蚀刻包括XeF 2 N 2蚀刻气体。

    MEMS RF switch with low actuation voltage
    5.
    发明授权
    MEMS RF switch with low actuation voltage 有权
    具有低致动电压的MEMS RF开关

    公开(公告)号:US06639488B2

    公开(公告)日:2003-10-28

    申请号:US09948478

    申请日:2001-09-07

    IPC分类号: H01P110

    摘要: Disclosed is a capacitive electrostatic MEMS RF switch comprised of a lower electrode that acts as both a transmission line and as an actuation electrode. Also, there is an array of one or more fixed beams above the lower electrode that is connected to ground. The lower electrode transmits the RF signal when the top beam or beams are up and when the upper beams are actuated and bent down, the transmission line is shunted to ground ending the RF transmission. A high dielectric constant material is used in the capacitive portion of the switch to achieve a high capacitance per unit area thus reducing the required chip area and enhancing the insertion loss characteristics in the non-actuated state. A gap between beam and lower electrode of less than 1 &mgr;m is incorporated in order to minimize the electrostatic potential (pull-in voltage) required to actuate the switch.

    摘要翻译: 公开了一种电容静电MEMS RF开关,其由作为传输线和致动电极两者的下电极组成。 此外,在下电极上方有一个或多个连接到地面的固定梁的阵列。 当顶部梁或梁向上时,下部电极发射RF信号,并且当上部梁被致动并向下弯曲时,传输线被分流到结束RF传输的地面。 在开关的电容部分中使用高介电常数材料以实现每单位面积的高电容,从而在非致动状态下减少所需的芯片面积并增强插入损耗特性。 引入小于1um的光束和下电极之间的间隙以便使致动开关所需的静电电位(拉入电压)最小化。