中科微点-全球专利检索

  1. Login
  2. Sign Up

Search Results

17 records (took 0.019 seconds)

    Integrated circuit package having wirebonded multi-die stack
    11.
    发明授权
    Integrated circuit package having wirebonded multi-die stack 有权

    公开(公告)号：US10249598B2

    公开(公告)日：2019-04-02

    申请号：US15915769

    申请日：2018-03-08

    Applicant: INTEL CORPORATION

    Inventor： Thorsten Meyer ,  Pauli Jaervinen ,  Richard Patten

    IPC: H01L25/065 ,  H01L23/49 ,  H01L25/07 ,  H01L21/56 ,  H01L23/00 ,  H01L23/31 ,  H01L23/48 ,  H01L23/528 ,  H01L25/00

    Abstract: Embodiments of the present disclosure are directed towards an integrated circuit (IC) package including a first die at least partially embedded in a first encapsulation layer and a second die at least partially embedded in a second encapsulation layer. The first die may have a first plurality of die-level interconnect structures disposed at a first side of the first encapsulation layer. The IC package may also include a plurality of electrical routing features at least partially embedded in the first encapsulation layer and configured to route electrical signals between a first and second side of the first encapsulation layer. The second side may be disposed opposite to the first side. The second die may have a second plurality of die-level interconnect structures that may be electrically coupled with at least a subset of the plurality of electrical routing features by bonding wires.

    Fan out packaging pop mechanical attach method
    12.
    发明授权
    Fan out packaging pop mechanical attach method 有权

    公开(公告)号：US12243856B2

    公开(公告)日：2025-03-04

    申请号：US18217000

    申请日：2023-06-30

    Applicant: Intel Corporation

    Inventor： David O'Sullivan ,  Georg Seidemann ,  Richard Patten ,  Bernd Waidhas

    IPC: H01L25/10 ,  H01L21/48 ,  H01L21/56 ,  H01L23/00 ,  H01L23/31 ,  H01L23/538 ,  H01L25/00

    Abstract: Embodiments include semiconductor packages and a method of forming the semiconductor packages. A semiconductor package includes a mold over and around a first die and a first via. The semiconductor package has a conductive pad of a first redistribution layer disposed on a top surface of the first die and/or a top surface of the mold. The semiconductor package includes a second die having a solder ball coupled to a die pad on a bottom surface of the second die, where the solder ball of the second die is coupled to the first redistribution layer. The first redistribution layer couples the second die to the first die, where the second die has a first edge and a second edge, and where the first edge is positioned within a footprint of the first die and the second edge is positioned outside the footprint of the first die.

    INTEGRATED CIRCUIT PACKAGE HAVING WIREBONDED MULTI-DIE STACK
    13.
    发明申请
    INTEGRATED CIRCUIT PACKAGE HAVING WIREBONDED MULTI-DIE STACK 有权

    公开(公告)号：US20230023328A1

    公开(公告)日：2023-01-26

    申请号：US17958298

    申请日：2022-09-30

    Applicant: INTEL CORPORATION

    Inventor： Thorsten Meyer ,  Pauli Jaervinen ,  Richard Patten

    IPC: H01L25/065 ,  H01L23/49 ,  H01L21/56 ,  H01L23/00 ,  H01L25/07 ,  H01L23/31 ,  H01L23/48 ,  H01L23/528 ,  H01L25/00

    Abstract: Embodiments of the present disclosure are directed towards an integrated circuit (IC) package including a first die at least partially embedded in a first encapsulation layer and a second die at least partially embedded in a second encapsulation layer. The first die may have a first plurality of die-level interconnect structures disposed at a first side of the first encapsulation layer. The IC package may also include a plurality of electrical routing features at least partially embedded in the first encapsulation layer and configured to route electrical signals between a first and second side of the first encapsulation layer. The second side may be disposed opposite to the first side. The second die may have a second plurality of die-level interconnect structures that may be electrically coupled with at least a subset of the plurality of electrical routing features by bonding wires.

Patent Agency Ranking