-
公开(公告)号:US20210273095A1
公开(公告)日:2021-09-02
申请号:US16877516
申请日:2020-05-19
Inventor: Ming QIAO , Longfei LIANG , Yilei LYU , Zhao QI , Bo Zhang
Abstract: A low specific on-resistance (Ron,sp) power semiconductor device includes a power device and a transient voltage suppressor (TVS); wherein the power device comprises a gate electrode, a drain electrode, a bulk electrode, a source electrode and a parasitic body diode, the bulk electrode and the source electrode are shorted, the TVS comprises an anode electrode and a cathode electrode, the drain electrode of the power device and the anode electrode of the TVS are connected by a first metal to form a high-voltage terminal electrode, the source electrode of the power device and the cathode electrode of the TVS are connected by a second metal to form a low-voltage terminal electrode.
-
公开(公告)号:US10985470B2
公开(公告)日:2021-04-20
申请号:US16386296
申请日:2019-04-17
Inventor: Yujian Cheng , Yafei Wu , Jinfan Zhang , Fan Zhao , Chunxu Bai , Yong Fan , Kaijun Song , Bo Zhang , Xianqi Lin , Yonghong Zhang
Abstract: A slot array antenna including a smooth curved surface and planar feed structures which are respectively disposed at two ends of the smooth curved surface and are tangent to the smooth curved surface. The smooth curved surface includes at least two arcs mutually connected by smooth transition. The at least two arcs each includes an upper copper metal layer, a lower copper metal layer, and a dielectric substrate layer between the upper and lower copper metal layers. The upper copper metal layer includes radiating slots, and the adjacent radiating slots in a linear array have opposite offsets along the center line of the slot array antenna. The dielectric substrate layer includes metallic vias symmetrically arranged on both sides of the central line of the antenna to form a substrate integrated waveguide.
-
公开(公告)号:US10608106B2
公开(公告)日:2020-03-31
申请号:US15955706
申请日:2018-04-18
Inventor: Ming Qiao , Zhengkang Wang , Ruidi Wang , Zhao Qi , Bo Zhang
Abstract: A power semiconductor device including a first conductivity type semiconductor substrate, a drain metal electrode, a first conductivity type semiconductor drift region, and a second conductivity type semiconductor body region. The second conductivity type semiconductor body region includes a first conductivity type semiconductor source region and anti-punch-through structure; the anti-punch-through structure is a second conductivity type semiconductor body contact region or metal structure; the lower surface of the anti-punch-through structure coincides with the upper surface of the first conductivity type semiconductor drift region or the distance between the two is less than 0.5 μm, so that make the device avoid from punch-through. An anti-punch-through structure is introduced at the source end of the device to avoid punch-through breakdown caused by short channel and light-doped body region.
-
公开(公告)号:US12199150B2
公开(公告)日:2025-01-14
申请号:US17848422
申请日:2022-06-24
Inventor: Zekun Zhou , Jianwen Cao , Yue Shi , Bo Zhang
Abstract: A multi-level gate driver applied to the SiC metal-oxide-semiconductor field-effect transistor (MOSFET) includes three parts: the SiC MOSFET information detection circuit, the signal level shifting circuit, and the segmented driving circuit. The SiC MOSFET information detection circuit includes the SiC MOSFET drain-source voltage detection circuit and the SiC MOSFET drain-source current detection circuit. The segmented driving circuit includes a turn-on segmented driving circuit and a turn-off segmented driving circuit. The SiC MOSFET drain-source voltage detection circuit and the SiC MOSFET drain-source current detection circuit process a drain-source voltage and a drain-source current during the SiC MOSFET's switching as enable signals for segmented driving; the signal level shifting circuit transfers enable signals required by the segmented driving circuit to the suitable power supply rail; and the SiC MOSFET turn-on segmented driving circuit and the turn-off segmented driving circuit select suitable driving currents.
-
公开(公告)号:US11222890B2
公开(公告)日:2022-01-11
申请号:US16839089
申请日:2020-04-03
Inventor: Ming Qiao , Linrong He , Yi Li , Chunlan Lai , Bo Zhang
IPC: H01L27/06 , H01L27/092 , H01L29/66 , H01L21/762 , H01L21/8238 , H01L29/06 , H01L29/739 , H01L29/78
Abstract: An integrated power semiconductor device, includes devices integrated on a single chip. The devices include a vertical high voltage device, a first high voltage pLDMOS device, a high voltage nLDMOS device, a second high voltage pLDMOS device, a low voltage NMOS device, a low voltage PMOS device, a low voltage NPN device, and a low voltage diode device. A dielectric isolation is applied to the first high voltage pLDMOS device, the high voltage nLDMOS device, the second high voltage pLDMOS device, the low voltage NMOS device, the low voltage PMOS device, the low voltage NPN device, and the low voltage diode device. A multi-channel design is applied to the first high voltage pLDMOS device, and the high voltage nLDMOS device. A single channel design is applied to the second high voltage pLDMOS device.
-
公开(公告)号:US10924002B2
公开(公告)日:2021-02-16
申请号:US16676470
申请日:2019-11-07
Inventor: Zekun Zhou , Junyuan Rong , Zuao Wang , Yue Shi , Zhuo Wang , Bo Zhang
Abstract: A transient response enhancement circuit for buck-type voltage converters, wherein, the transient load changing detecting module detects the output voltage of the buck-type voltage converter. The first control signal is generated when the increase of the output voltage is detected, and the second control signal is generated when the decrease of the output voltage is detected, thereby self-adaptively detecting the time of the buck-type voltage converter in response to the load changing. The compensation voltage predicting operation module predicts and adjusts the compensation voltage and the adjusted compensation voltage is superimposed on the buck-type voltage converter through the internal active compensation module to adjust the duty ratio of the buck-type voltage converter. The drive controlling insertion logic module can further improve the response speed.
-
公开(公告)号:US10911045B1
公开(公告)日:2021-02-02
申请号:US17005350
申请日:2020-08-28
IPC: H03K17/687
Abstract: A segmented direct gate drive circuit of a depletion mode GaN power device, a gate voltage of the GaN power device is charged from a negative voltage turn-off level to a threshold voltage of the GaN power device; when the gate voltage of the GaN power device is charged to the threshold voltage of the GaN power device, a current mirror charging module first turns on less than N of charging current mirror modules to charge the gate voltage of the GaN power device from the threshold voltage of the GaN power device to a Miller platform voltage of the GaN power device, and turns on N charging current mirror modules to charge the gate voltage of the GaN power device from the Miller platform voltage of the GaN power device to a zero level.
-
公开(公告)号:US10530258B1
公开(公告)日:2020-01-07
申请号:US16392664
申请日:2019-04-24
Inventor: Zekun Zhou , Yunkun Wang , Yandong Yuan , Shilei Li , Zhuo Wang , Bo Zhang
Abstract: A predictive dead time generating circuit includes a dead time detecting module configured to detect a dead time between the switching off of the upper power transistor and the switching on of the lower power transistor, and a dead time between the switching off of the lower power transistor and the switching on of the upper power transistor, and to generate a first detecting signal and a second detecting signal according to the condition of whether the detected dead time reaches an optimal value. The logic control module changes the output of the delay module according to the judgment result of the dead time detecting module, so as to change the dead time between the driving signal of the upper power transistor and the driving signal of the lower power transistor.
-
公开(公告)号:US10353417B2
公开(公告)日:2019-07-16
申请号:US16026081
申请日:2018-07-03
Applicant: University of Electronic Science and Technology of China , Institute of Electronic and Information Engineering of UESTC in Guangdong
Inventor: Xin Ming , Jiahao Zhang , Wenlin Zhang , Di Gao , Xuan Zhang , Zhuo Wang , Bo Zhang
Abstract: A ripple pre-amplification based fully integrated LDO pertains to the technical field of power management. The positive input terminal of a transconductance amplifier is connected to a reference voltage Vref, and the negative input terminal of the transconductance amplifier is connected to the feedback voltage Vfb. The output terminal of the transconductance amplifier is connected to the negative input terminal of a transimpedance amplifier and the negative input terminal of an error amplifier. The positive input terminal of the transimpedance amplifier is connected to the ground GND, and the output terminal of the transimpedance amplifier is connected to the positive input terminal of the error amplifier. The gate terminal of the power transistor MP is connected to the output terminal of the error amplifier, the source terminal of the power transistor MP is connected to an input voltage VIN, and the drain terminal of the power transistor MP is grounded.
-
公开(公告)号:US10340332B2
公开(公告)日:2019-07-02
申请号:US15774286
申请日:2016-09-17
Applicant: University of Electronic Science and Technology of China , Institute of Electronic and Information Engineering of UESTC in Guangdong
Inventor: Min Ren , Yumeng Zhang , Cong Di , Jingzhi Xiong , Zehong Li , Jinping Zhang , Wei Gao , Bo Zhang
Abstract: A junction termination with an internal field plate, the field plate structure and the junction termination extension region are folded inside the device to make full use of the thickness of the drift region in the body, thereby reducing the area of the termination and relieving the electric field concentration at the end of the PN junction. The breakdown position is transferred from the surface into the body of the original PN junction, and the withstand voltage of termination can reach to the breakdown voltage of the parallel plane junction. Under such design, a smaller area can be obtained than that of the conventional structure at the same withstand voltage.
-
-
-
-
-
-
-
-
-