METHOD OF ETCHING HIGH ASPECT RATIO FEATURES IN A DIELECTRIC LAYER
    31.
    发明申请
    METHOD OF ETCHING HIGH ASPECT RATIO FEATURES IN A DIELECTRIC LAYER 审中-公开
    在电介质层中蚀刻高比例特征的方法

    公开(公告)号:US20130122712A1

    公开(公告)日:2013-05-16

    申请号:US13656578

    申请日:2012-10-19

    CPC classification number: H01L21/31116

    Abstract: Methods of etching HAR features in a dielectric layer are described. In one embodiment, a substrate is provided into an etch chamber. The substrate has a patterned mask disposed on a dielectric layer formed thereon where the patterned mask has openings. A gas mixture is provided into the etch chamber, the gas mixture includes CO, O2, a fluorocarbon gas, and an optional inert gas. A plasma is formed from the gas mixture. Features are etched in the dielectric layer through the openings in the presence of the plasma

    Abstract translation: 描述了蚀刻介电层中的HAR特征的方法。 在一个实施例中,将衬底提供到蚀刻室中。 衬底具有设置在其上形成的电介质层上的图案化掩模,其中图案化掩模具有开口。 气体混合物被提供到蚀刻室中,气体混合物包括CO,O 2,碳氟化合物气体和任选的惰性气体。 从气体混合物形成等离子体。 在存在等离子体的情况下,通过开口在电介质层中蚀刻特征

    Curing methods for silicon dioxide multi-layers
    34.
    发明授权
    Curing methods for silicon dioxide multi-layers 有权
    二氧化硅多层固化方法

    公开(公告)号:US07825044B2

    公开(公告)日:2010-11-02

    申请号:US12817840

    申请日:2010-06-17

    Abstract: Methods of curing a silicon oxide layer on a substrate are provided. The methods may include the processes of providing a semiconductor processing chamber and a substrate and forming an silicon oxide layer filling a portion of a trench on the substrate, the silicon oxide layer including carbon species as a byproduct of formation. The methods also include introducing an acidic vapor into the semiconductor processing chamber, the acidic vapor reacting with the silicon oxide layer to remove the carbon species from the silicon oxide layer. The methods may further include depositing additional silicon oxide over the cured silicon oxide to fill the trench. The methods may also include removing the acidic vapor from the semiconductor processing chamber.

    Abstract translation: 提供了在基板上固化氧化硅层的方法。 所述方法可以包括提供半导体处理室和衬底并形成填充衬底上的沟槽的一部分的氧化硅层的过程,所述氧化硅层包括作为形成副产物的碳物质。 所述方法还包括将酸性蒸汽引入半导体处理室,酸性蒸气与氧化硅层反应以从氧化硅层除去碳物质。 所述方法还可以包括在固化的氧化硅上沉积额外的氧化硅以填充沟槽。 所述方法还可以包括从半导体处理室去除酸性蒸汽。

    Silicon oxide gapfill deposition using liquid precursors
    37.
    发明授权
    Silicon oxide gapfill deposition using liquid precursors 失效
    使用液体前体的氧化硅间隙填充沉积

    公开(公告)号:US07087536B2

    公开(公告)日:2006-08-08

    申请号:US10931742

    申请日:2004-09-01

    Abstract: A silicon oxide film is deposited on a substrate disposed in a substrate processing chamber. The substrate has a gap formed between adjacent raised surfaces. A liquid Si—C—O—H precursor is vaporized. A flow of the vaporized liquid Si—C—O—H precursor is provided to the substrate processing chamber. A gaseous oxidizer is also flowed to the substrate processing chamber. A deposition plasma is generated inductively from the precursor and the oxidizer in the substrate processing chamber, and the silicon oxide film is deposited over the substrate and within the gap with the deposition plasma.

    Abstract translation: 在设置在基板处理室中的基板上沉积氧化硅膜。 基板在相邻的凸起表面之间形成间隙。 液体Si-C-O-H前体蒸发。 蒸发的液体Si-C-O-H前体的流动被提供到基底处理室。 气态氧化剂也流到衬底处理室。 从衬底处理室中的前体和氧化剂感应地产生沉积等离子体,并且氧化硅膜沉积在衬底上并且与沉积等离子体在间隙内沉积。

    Side wall passivation films for damascene cu/low k electronic devices
    39.
    发明授权
    Side wall passivation films for damascene cu/low k electronic devices 失效
    用于大马士革/低k电子设备的侧壁钝化膜

    公开(公告)号:US06878620B2

    公开(公告)日:2005-04-12

    申请号:US10293543

    申请日:2002-11-12

    CPC classification number: H01L21/76844 H01L21/76829 H01L21/76831

    Abstract: Methods and apparatus for protecting the dielectric layer sidewalls of openings, such as vias and trenches, in semiconductor substrates are provided. A pre-liner and a liner are deposited over the sidewalls of the openings as part of integrated processing sequences that either do not remove the photoresist until subsequent processing or remove the photoresist with a plasma etch that does not contaminate the sidewalls of the openings.

    Abstract translation: 提供了用于保护半导体衬底中诸如通路和沟槽之类的开口的电介质层侧壁的方法和装置。 预先衬里和衬垫沉积在开口的侧壁上,作为集成处理顺序的一部分,其不会除去光致抗蚀剂,直到后续处理或用不污染开口侧壁的等离子体蚀刻去除光致抗蚀剂。

    Plasma enhanced CVD low k carbon-doped silicon oxide film deposition using VHF-RF power
    40.
    发明授权
    Plasma enhanced CVD low k carbon-doped silicon oxide film deposition using VHF-RF power 失效
    使用VHF-RF功率的等离子体增强CVD低k碳掺杂氧化硅膜沉积

    公开(公告)号:US06797643B2

    公开(公告)日:2004-09-28

    申请号:US10279367

    申请日:2002-10-23

    Abstract: A method of depositing a low dielectric constant film on a substrate. In one embodiment, the method includes the steps of positioning the substrate in a deposition chamber, providing a gas mixture to the deposition chamber, in which the gas mixture is comprised of one or more cyclic organosilicon compounds, one or more aliphatic compounds and one or more oxidizing gases. The method further includes reacting the gas mixture in the presence of an electric field to form the low dielectric constant film on the semiconductor substrate. The electric field is generated using a very high frequency power having a frequency in a range of about 20 MHz to about 100 MHz.

    Abstract translation: 在基板上沉积低介电常数膜的方法。 在一个实施例中,该方法包括以下步骤:将基板定位在沉积室中,为沉积室提供气体混合物,其中气体混合物由一种或多种环状有机硅化合物,一种或多种脂族化合物和一种或多种脂族化合物组成, 更多的氧化气体。 该方法还包括在存在电场的情况下使气体混合物反应以在半导体衬底上形成低介电常数膜。 使用频率在约20MHz至约100MHz范围内的非常高频率的功率产生电场。

Patent Agency Ranking