中科微点-全球专利检索

  1. Login
  2. Sign Up

Search Results

49 records (took 0.021 seconds)

    Data transfer between subarrays in memory
    32.
    发明授权
    Data transfer between subarrays in memory 有权

    公开(公告)号：US10262701B2

    公开(公告)日：2019-04-16

    申请号：US15616642

    申请日：2017-06-07

    Applicant: Micron Technology, Inc.

    Inventor： Jason T. Zawodny ,  Glen E. Hush ,  Richard C. Murphy

    IPC: G11C7/06 ,  G11C11/4091 ,  G06F3/06

    Abstract: The present disclosure includes apparatuses and methods for data transfer between subarrays in memory. An example may include a first subarray of memory cells and a second subarray of memory cells, wherein a first portion of memory cells of the first subarray and a first portion of memory cells of the second subarray are coupled to a first sensing circuitry stripe. A third subarray of memory cells can include a first portion of memory cells coupled to a second sensing circuitry stripe. A second portion of memory cells of the second subarray and a second portion of memory cells of the third subarray can be coupled to a third sensing circuitry stripe. A particular row of the second array can include memory cells from the first portion of memory cells in the second array coupled to memory cells from the second portion of memory cells in the second array.

    DATA GATHERING IN MEMORY
    33.
    发明申请
    DATA GATHERING IN MEMORY 有权

    公开(公告)号：US20170365304A1

    公开(公告)日：2017-12-21

    申请号：US15692783

    申请日：2017-08-31

    Applicant: Micron Technology, Inc.

    Inventor： Jason T. Zawodny ,  Sanjay Tiwari ,  Richard C. Murphy

    IPC: G11C7/10 ,  G11C5/06

    CPC classification number: G11C7/1012 ,  G11C5/06 ,  G11C5/066 ,  G11C7/1006 ,  G11C11/4091

    Abstract: Examples of the present disclosure provide apparatuses and methods for storing a first element in memory cells coupled to a first sense line and a plurality of access line. The examples can include storing a second element in memory cells coupled to a second sense line and the plurality of access lines. The memory cells coupled to the first sense line can be separated from the memory cells coupled to the second sense line by at least memory cells coupled to a third sense line and the plurality of access lines. The examples can include storing the second element in the memory cells coupled to the third sense line.

    APPARATUSES AND METHODS FOR PERFORMING CORNER TURN OPERATIONS USING SENSING CIRCUITRY
    35.
    发明申请
    APPARATUSES AND METHODS FOR PERFORMING CORNER TURN OPERATIONS USING SENSING CIRCUITRY 审中-公开

    公开(公告)号：US20170309314A1

    公开(公告)日：2017-10-26

    申请号：US15133986

    申请日：2016-04-20

    Applicant: Micron Technology, Inc.

    Inventor： Jason T. Zawodny ,  Sanjay Tiwari

    IPC: G11C7/06 ,  G11C8/16 ,  G11C8/10

    CPC classification number: G11C7/065 ,  G11C8/10 ,  G11C8/16 ,  G11C15/043

    Abstract: The present disclosure includes apparatuses and methods related to performing corner turn operations using sensing circuitry. An example apparatus comprises a first group of memory cells coupled to an access line and a plurality of sense lines and a second group of memory cells coupled to a plurality of access lines and one of the plurality of sense lines. The access line can be a same access line as one of the plurality of access lines. The example apparatus comprises a controller configured to cause a corner turn operation on an element stored in the first group of memory cells resulting in the element being stored in the second group of memory cells to be performed using sensing circuitry.

    Apparatuses and methods for scatter and gather
    38.
    发明授权
    Apparatuses and methods for scatter and gather 有权

    公开(公告)号：US11482260B2

    公开(公告)日：2022-10-25

    申请号：US17215581

    申请日：2021-03-29

    Applicant: Micron Technology, Inc.

    Inventor： Jason T. Zawodny ,  Kelley D. Dobelstein ,  Timothy P. Finkbeiner ,  Richard C. Murphy

    IPC: G11C7/10 ,  G11C11/4096 ,  G11C11/4091 ,  G11C11/408 ,  G06F3/06 ,  G11C8/12 ,  G11C7/06

    Abstract: The present disclosure includes apparatuses and methods related to scatter/gather in a memory device. An example apparatus comprises a memory device that includes an array of memory cells, sensing circuitry, and a memory controller coupled to one another. The sensing circuitry includes a sense amplifier and a compute component configured to implement logical operations. A channel controller is configured to receive a block of instructions, the block of instructions including individual instructions for at least one of a gather operation and a scatter operation. The channel controller is configured to send individual instructions to the memory device and to control the memory controller such that the at least one of the gather operation and the scatter operation is executed on the memory device based on a corresponding one of the individual instructions.

    Apparatuses and methods for compute components formed over an array of memory cells
    39.
    发明授权
    Apparatuses and methods for compute components formed over an array of memory cells 有权

    公开(公告)号：US11238914B2

    公开(公告)日：2022-02-01

    申请号：US17107463

    申请日：2020-11-30

    Applicant: Micron Technology, Inc.

    Inventor： Jason T. Zawodny

    IPC: G11C11/40 ,  G11C11/402 ,  G11C11/406 ,  G11C11/403 ,  G11C5/02 ,  G11C7/10 ,  G11C11/407

    Abstract: The present disclosure includes apparatuses and methods related to compute components formed over an array of storage elements. An example apparatus comprises a base substrate material and an array of memory cells formed over the base substrate material. The array can include a plurality of access transistors comprising a first semiconductor material. A compute component can be formed over and coupled to the array. The compute component can include a plurality of compute transistors comprising a second semiconductor material. The second semiconductor material can have a higher concentration of doping ions than the first semiconductor material.

Patent Agency Ranking