-
公开(公告)号:US20230403234A1
公开(公告)日:2023-12-14
申请号:US17835696
申请日:2022-06-08
Applicant: MELLANOX TECHNOLOGIES, LTD.
Inventor: Michael Gandelman Milgrom , Daniel Klein , Eitan Zahavi , Vladimir Koushnir , Lion Levi , Gil Mey-Tal , Aleksandr Minchiu
IPC: H04L47/122 , H04L45/02 , H04L45/00
CPC classification number: H04L47/122 , H04L45/02 , H04L45/22
Abstract: An apparatus, system, and method include, for each of two or more switches of a communication network, identifying a set of routing paths from the switch to a destination node based on a topology associated with the communication network. The set of routing paths include a first subset of routing paths and a second subset of routing paths. The topology includes an indication of a convergence of the first subset of routing paths at a node between the switch and the destination node. The apparatus, system, and method include allocating a data flow to a first routing path of the first subset of routing paths and a second routing path of the second subset of routing paths according to a target data flow rate common to the first routing path and the second routing path.
-
公开(公告)号:US20230376314A1
公开(公告)日:2023-11-23
申请号:US17748066
申请日:2022-05-19
Applicant: MELLANOX TECHNOLOGIES, LTD.
Inventor: Alon Singer , Zachy Haramaty
CPC classification number: G06F9/3836 , G06F9/30145 , G06F9/30101 , G06F9/30189
Abstract: A System-On-Chip (SoC) includes a set of registers, a processor, and Out-Of-Order Write (OOOW) circuitry. The processor is to execute instructions including write instructions. After issuing a first write instruction to any of the registers in the set, the processor is to await an acknowledgement for the first write instruction before issuing a second write instruction to any of the registers in the set. The OOOW circuitry is to identify the write instructions issued by the processor to the registers in the set, to perform the identified write instructions in the registers irrespective of acknowledgements from the registers, and to send to the processor imitated acknowledgements for the identified write instructions.
-
公开(公告)号:US11817906B1
公开(公告)日:2023-11-14
申请号:US17846151
申请日:2022-06-22
Applicant: Mellanox Technologies, Ltd.
Inventor: Mir Ashkan Seyedi , Liron Gantz
IPC: H04B10/40 , H04B10/079 , H04B10/2513 , H04B10/27 , H04B10/2575
CPC classification number: H04B10/40 , H04B10/07951 , H04B10/25133 , H04B10/25759 , H04B10/271
Abstract: A system can include an optical receiver. The optical receiver can have an optical delay component and at least one electrical component (e.g., diode, resistor and/or transistor) operatively coupled to (e.g., integrated within) the optical delay component. The system can further include a processing device, operatively coupled to a memory, that can tune an amount of optical delay implemented by the optical delay component in a low loss and/or low dispersion manner. For example, the processing device can adjust, based on optical delay tuning data (e.g., built-in self-test (BIST) data), the at least one electrical component to modify at least one property of the at least one optical delay component.
-
公开(公告)号:US20230350833A1
公开(公告)日:2023-11-02
申请号:US18346616
申请日:2023-07-03
Applicant: MELLANOX TECHNOLOGIES, LTD.
Inventor: Avraham Ganor
CPC classification number: G06F13/4221 , G06F13/4022 , G06F2213/0024
Abstract: Systems and method are provided. An illustrative system includes a first compute node having a first processing unit, a first compute node port, and a first peripheral component interconnect bus configured to carry data between the first processing unit and the first compute node port. The system may further include a multi-host device having a first multi-host port, where the first multi-host port is configured to connect with the first compute node port via a first peripheral component interconnect cable, a network port, where the network port is configured to receive a network interface of a networking cable, and processing circuitry configured to translate and carry data between the first multi-host port and the network port.
-
公开(公告)号:US11800266B2
公开(公告)日:2023-10-24
申请号:US17332148
申请日:2021-05-27
Applicant: MELLANOX TECHNOLOGIES, LTD.
Inventor: Ioannis (Giannis) Patronas , Paraskevas Bakopoulos , Elad Mentovich , Barak Gafni , Adam V. Richards
CPC classification number: H04Q11/0071 , H04L45/04 , H04Q11/0005 , H04Q2011/009 , H04Q2011/0052 , H04Q2213/003 , H04Q2213/322
Abstract: A device for a network switch comprises N input ports, and an electrical block including a plurality of electrical switches configured to route signals in an electrical domain. Each electrical switch includes M input ports, and the device further comprises an optical block coupled to the electrical block. The optical block is configured to route signals in an optical domain. A configuration of the optical block and a configuration of the electrical block are based on at least a number of the N input ports.
-
公开(公告)号:US11789203B2
公开(公告)日:2023-10-17
申请号:US17362405
申请日:2021-06-29
Applicant: Mellanox Technologies, Ltd.
Inventor: Dimitrios Kalavrouziotis , Yaakov Gridish , Paraskevas Bakopoulos , Anders Gösta Larsson , Elad Mentovich
CPC classification number: G02B6/268 , G02B6/262 , G02B6/421 , G02B6/1228 , G02B6/14 , H01S3/06745
Abstract: Embodiments are disclosed for a coupling element with embedded modal filtering for a laser and/or a photodiode. An example system includes a laser and an optical coupling element. The laser is configured to emit an optical signal. The optical coupling element is configured to receive the optical signal emitted by the laser. The optical coupling element is also configured to be connected to an optical fiber such that, in operation, the optical signal is transmitted from the laser to the optical fiber via the optical coupling element. Furthermore, the coupling element comprises a tapered section that provides modal filtering of the optical signal.
-
公开(公告)号:US20230305250A1
公开(公告)日:2023-09-28
申请号:US17660348
申请日:2022-04-22
Applicant: Mellanox Technologies, Ltd.
Inventor: Elad Mentovich , Paraskevas Bakopoulos , Boaz Atias , Anna Sandomirsky , James Steven Fields, JR. , Dimitrios Kalavrouziotis
Abstract: An optoelectronic component may include a substrate, an electronic integrated circuit supported by the substrate, and a photonic integrated circuit supported by the substrate. The optoelectronic component may include a plurality of substrate interconnect connectors disposed on the substrate, a plurality of electronic integrated circuit interconnect connectors disposed on the electronic integrated circuit, and a plurality of photonic integrated circuit interconnect connectors disposed on the photonic integrated circuit. The optoelectronic component may include a first plurality of cable connectors, each cable connector connected to the substrate, the electronic integrated circuit, and the photonic integrated circuit via respective interconnect connectors. The first plurality of cable connectors may be configured to facilitate electrical communication between the substrate, the electronic integrated circuit, and the photonic integrated circuit. The first plurality of cable connectors may define a first layout, and an overall connectivity of the optoelectronic component may correspond to the first layout.
-
公开(公告)号:US11769989B2
公开(公告)日:2023-09-26
申请号:US17249224
申请日:2021-02-24
Applicant: Mellanox Technologies, Ltd.
Inventor: Yuri Berk , Vladimir Iakovlev , Isabelle Cestier , Elad Mentovich
CPC classification number: H01S5/34306 , H01S5/021 , H01S5/18308 , H01S5/18366 , H01S5/2086 , H01S5/3095 , H01S5/068 , H01S5/18344 , H01S5/3416 , H01S5/34313 , H01S5/34366
Abstract: VCSELs designed to emit light at a characteristic wavelength in a wavelength range of 910-2000 nm and formed on a silicon substrate are provided. Integrated VCSEL systems are also provided that include one or more VCSELs formed on a silicon substrate and one or more electrical, optical, and/or electro-optical components formed and/or mounted onto the silicon substrate. In an integrated VCSEL system, at least one of the one or more electrical, optical, and/or electro-optical components formed and/or mounted onto the silicon substrate is electrically or optically coupled to at least one of the one or more VSCELs on the silicon substrate. Methods for fabricating VCSELs on a silicon substrate and/or fabricating an integrated VCSEL system are also provided.
-
公开(公告)号:US11765237B1
公开(公告)日:2023-09-19
申请号:US17724540
申请日:2022-04-20
Applicant: MELLANOX TECHNOLOGIES, LTD.
Inventor: Liran Liss , Yamin Friedman , Michael Kagan , Diego Crupnicoff , Idan Burstein , Matty Kadosh , Tzah Oved , Dror Goldenberg , Ron Yuval Efraim , Alexander Eli Rosenbaum , Aviad Yehezkel , Rabia Loulou
IPC: H04L67/141 , H04L67/146 , G06F15/173 , H04L69/16 , H04L9/08
CPC classification number: H04L67/141 , G06F15/17331 , H04L9/0825 , H04L67/146 , H04L69/161
Abstract: Apparatus for data communication includes a network interface for connection to a packet data network and a host interface for connection to a host computer, which includes a central processing unit (CPU) and a host memory. Packet processing circuitry receives, via the host interface, from a kernel running on the CPU, associations between multiple remote direct memory access (RDMA) sessions and multiple different User Datagram Protocol (UDP) 5-tuple, which are assigned respectively to the RDMA sessions, and receives from an application running on the CPU a request to send an RDMA message, using a selected group of one or more of the RDMA sessions, to a peer application over the packet data network, and in response to the request, transmits, via the network interface, one or more data packets using a UDP 5-tuple that is assigned to one of the RDMA sessions in the selected group.
-
公开(公告)号:US20230291693A1
公开(公告)日:2023-09-14
申请号:US17588295
申请日:2022-01-30
Applicant: MELLANOX TECHNOLOGIES, LTD.
Inventor: Gal Yefet , Saar Tarnopolsky , Avi Urman , Dotan David Levi , Elena Agostini
IPC: H04L47/2441 , H04L69/22
CPC classification number: H04L47/2441 , H04L69/22
Abstract: In one embodiments, data communication system include a communication apparatus, which is configured to receive data from different user equipment devices a schedule of time periods, and packetize the data from respective ones of the user equipment devices for respective ones of the time periods into packets, a memory including a plurality of buffers, and a network interface controller configured to receive the packets from the communication apparatus, and scatter respective portions of the data belonging to respective groups of successive ones of the time periods to the buffers, responsively to a static set of steering rules, and timing information of respective ones of the packets, and wherein each respective portion of the data is scattered to the buffers a same scatter pattern.
-
-
-
-
-
-
-
-
-