-
公开(公告)号:US20200322469A1
公开(公告)日:2020-10-08
申请号:US16305019
申请日:2017-05-25
申请人: Analog Devices, Inc.
发明人: J. Brian HARRINGTON , David F. Bolognia , Alain Valentin GUERY , Vikram Venkatadri , Hari Chauhan , Evgueni IVANOV , Carlos R. Calvo
摘要: According to one example configuration, an apparatus enhances functionality of a mobile communication device. The apparatus includes an encasement in which to retain the mobile communication device and supplemental circuitry. The supplemental circuitry is operable to: i) control an optical transmitter in the supplemental circuitry to irradiate matter under test, ii) monitor attributes of an optical signal reflected off the matter under test and received by the optical receiver; and iii) communicate the attributes of the optical signal from the supplemental circuitry to the mobile communication device over a communication link. The supplemental circuitry optionally includes multiple electrodes to further monitor attributes of the matter under test.
-
公开(公告)号:US12120819B2
公开(公告)日:2024-10-15
申请号:US18143460
申请日:2023-05-04
申请人: Analog Devices, Inc.
CPC分类号: H05K1/117 , H01R13/5841 , H04L63/062 , H04L63/0869 , H04L63/20
摘要: A cable includes a wiring assembly with a knuckle and wires bundled together. The cable also includes a connector assembly with a connector having connections for the wires, where the connections are arranged along a longitudinal axis. In some embodiments, the connector assembly captures an end of the wiring assembly, and the knuckle of the wiring assembly is pivotally connected to the connector assembly. In some embodiments, the cable includes circuitry configured to authenticate the cable to a device connected to the cable by the connector and/or to authenticate the device connected to the cable. A control system includes control elements and/or subsystems coupled with a backplane adjacent to one another and cables configured to connect to the control elements and/or subsystems. Wiring assemblies of the cables can articulate to be parallel to each respective connector. Further, each cable can authenticate the cables and/or the control elements or subsystems.
-
公开(公告)号:US12119853B2
公开(公告)日:2024-10-15
申请号:US17824899
申请日:2022-05-26
申请人: Analog Devices, Inc.
发明人: Xiao Yu Wang , Milutin Pajovic , Omer Tanovic , Tao Yu , Nevena Rakuljic , Gregory Patrick Davis
CPC分类号: H04B1/10 , H04L25/03878
摘要: Non-idealities of input circuitry of a receiver signal chain can significantly degrade the overall performance of the receiver signal chain. A digital nonlinearity correction (NLC) can be implemented in a receiver signal chain having an ADC. Digital NLC can be designed as a drop in signal preconditioner for existing RF ADC wideband receiver signal chains. A unique equalizer can compensate for a variety of mixer spurs. Accordingly, digital NLC can correct nonlinearities due to mixers and any amplifiers preceding or following the ADC, potentially improving receive chains performance by 15-25 dB. Such a digital NLC solution can be particularly beneficial in defense and instrumentation applications which demand the greatest performance.
-
公开(公告)号:US20240300808A1
公开(公告)日:2024-09-12
申请号:US18596223
申请日:2024-03-05
申请人: Analog Devices, Inc.
发明人: Kemiao Jia , Gaurav Vohra , Xin Zhang , Christine H. Tsau , Chen Yang , Andrew Proudman , Matthew Kent Emsley , George M. Molnar, II , Nikolay Pokrovskiy , Ali Mohammed Shakir , Michael Judy
CPC分类号: B81C1/00666 , B81B3/0072 , B81B2203/0118 , B81B2203/0307 , B81B2203/0315 , B81C2201/0111 , B81C2201/019
摘要: Described herein are manufacturing techniques for achieving stress isolation in microelectromechanical systems (MEMS) devices that involve isolation trenches formed from the backside of the substrate. The techniques described herein involve etching a trench in the bottom side of the substrate subsequent to forming a MEMS platform, and processing the MEMS platform to form a MEMS device on the top side of the substrate subsequent to etching the trench.
-
公开(公告)号:US20240297622A1
公开(公告)日:2024-09-05
申请号:US18262553
申请日:2022-02-22
申请人: Analog Devices, Inc.
发明人: Christopher Mayer , Tao Yu , Gregory Patrick Davis
CPC分类号: H03F1/3247 , H03F3/189 , H03F3/24
摘要: Apparatus and methods for pre-distorting a radio frequency transmit signal based on local oscillator clock shaping are disclosed. In certain embodiments, one or more clock signals generated by a local oscillator and used for mixing in a transceiver are shaped to account for non-linearity of a power amplifier that amplifies the radio frequency transmit signal. Such pre-distortion can be performed in addition to or alternatively to performing digital pre-distortion on a digital representation of the radio frequency transmit signal.
-
公开(公告)号:US20240275377A1
公开(公告)日:2024-08-15
申请号:US18439756
申请日:2024-02-12
申请人: ANALOG DEVICES, INC.
IPC分类号: H03K17/30 , H03F3/45 , H03K19/00 , H03K19/0185
CPC分类号: H03K17/302 , H03F3/45183 , H03F3/45273 , H03K19/0005 , H03K19/018528 , H03F2200/261
摘要: Presented are systems and methods for high-swing push-pull assisted Voltage Mode Logic (VML) driver circuits that enhance output voltage amplitude to improve efficiency and performance in electronic applications. In embodiments, this is accomplished by utilizing a primary current generator circuit that is powered by a supply voltage to generate a primary current. The primary current is provided, through a switching circuit, to an output node that, in response to an input signal, generates a first output voltage. Further, a supplementary current generator circuit is coupled to the switching circuit to generate a secondary current. The combination of the primary and secondary currents increases the amplitude of the first output voltage, thereby enabling the VML driver circuit to deliver enhanced performance, particularly in applications requiring precise voltage control and high efficiency.
-
公开(公告)号:US12031939B2
公开(公告)日:2024-07-09
申请号:US17827619
申请日:2022-05-27
申请人: Analog Devices, Inc.
发明人: Mohamed Azize , Shekhar Bakshi
IPC分类号: G01N27/414 , G01N27/30 , H01L29/16 , H01L29/423 , H01L29/49 , H01L29/66
CPC分类号: G01N27/4145 , G01N27/301 , G01N27/414 , H01L29/42316 , H01L29/66045 , H01L29/66075 , H01L29/1606 , H01L29/4908
摘要: Provided are methods of manufacturing comprising providing a FET base structure, the FET base structure comprising a substrate, a drain and a source; and providing a channel layer on the FET base structure; and providing a first layer on the FET base structure. The first layer comprises a one-dimensional or two-dimensional material and is arranged on an upper surface of the channel layer so as to form a sensing surface of the FET. The step of providing the channel layer comprises forming the channel layer and subsequently transferring the channel layer onto the FET base structure. Alternatively or additionally, the step of providing the first layer on the FET base structure comprises forming the first layer and subsequently transferring the first layer onto the FET base structure.
-
公开(公告)号:US20240213239A1
公开(公告)日:2024-06-27
申请号:US18069777
申请日:2022-12-21
申请人: Analog Devices, Inc.
发明人: James G. Fiorenza , Daniel Piedra
CPC分类号: H01L27/0255 , H01L29/2003 , H01L29/402 , H01L29/45 , H01L29/66462 , H01L29/7786
摘要: Techniques to integrate a p-n diode with a GaN HEMT, such as in a silicon carbide (SiC) substrate. The p-n diode provides avalanche robustness to the device and over voltage protection to the transistor.
-
公开(公告)号:US12009791B2
公开(公告)日:2024-06-11
申请号:US17702312
申请日:2022-03-23
申请人: Analog Devices, Inc.
CPC分类号: H03F3/2175 , H03M3/412 , H03M3/464 , H04R3/02 , H03F2200/03 , H03F2200/331 , H03F2200/351
摘要: Systems and methods are provided for architectures for a digital class D driver that increase the power efficiency of the class D driver. In particular, systems and methods are provided for a digital class D driver having a feedback analog-to-digital converter (ADC) that can have a latency of 1 cycle or more than 1 cycle. A feedback ADC with a latency of 1 cycle or more is significantly lower power than a low latency feedback ADC. Systems and methods are disclosed for a power efficient digital class D driver architecture that allows for a latency of one or more cycles in the feedback ADC.
-
公开(公告)号:US12001597B2
公开(公告)日:2024-06-04
申请号:US18327273
申请日:2023-06-01
申请人: Analog Devices, Inc.
发明人: Albert Rooyakkers , Ken Doucette
CPC分类号: G06F21/86 , G06F21/604 , G06F21/71 , H05K5/0208
摘要: An industrial control system module and methods are described for self-destruction or the destruction and/or erasure of sensitive data within the industrial control system module upon an indication of an unauthorized module access event. In an implementation, a secure industrial control system module includes a circuit board including electrical circuitry; a sealed encasement that houses the circuit board, where the sealed encasement includes a housing having a first housing side and a second housing side, where the housing is configured to house the circuit board when the first housing side and the second housing side are coupled together; and a first sensor component integrated with the sealed encasement, where the first sensor component is communicably coupled to the circuit board and electrical circuitry and is configured to provide an indication of an unauthorized access event.
-
-
-
-
-
-
-
-
-