利索-全球专利检索

  1. 登录
  2. 注册

搜索结果

11 条记录 (耗时 0.028 秒)

    Doped silicon deposition process in resistively heated single wafer chamber
    1.
    发明授权
    Doped silicon deposition process in resistively heated single wafer chamber 有权
    在电阻加热的单晶片室中掺杂硅沉积工艺

    公开(公告)号：US06559039B2

    公开(公告)日：2003-05-06

    申请号：US09858821

    申请日：2001-05-15

    申请人： Shulin Wang ,  Lee Luo ,  Steven A. Chen ,  Errol Sanchez ,  Xianzhi Tao ,  Zoran Dragojlovic ,  Li Fu

    发明人： Shulin Wang ,  Lee Luo ,  Steven A. Chen ,  Errol Sanchez ,  Xianzhi Tao ,  Zoran Dragojlovic ,  Li Fu

    IPC分类号： H01L2124

    CPC分类号： H01L21/67103 ,  C23C16/24 ,  C23C16/45557 ,  C23C16/4586 ,  C23C16/46 ,  H01L21/28556 ,  H01L21/76877

    摘要： A method for depositing doped polycrystalline or amorphous silicon film. The method includes placing a substrate onto a susceptor. The susceptor includes a body having a resistive heater therein and a thermocouple in physical contact with the resistive heater. The susceptor is located in the process chamber such that the process chamber has a top portion above the susceptor and a bottom portion below the susceptor. The method further includes heating the susceptor. The method further includes providing a process gas mix into the process chamber through a shower head located on the susceptor. The process gas mix includes a silicon source gas, a dopant gas, and a carrier gas. The carrier gas includes nitrogen. The method further includes forming the doped silicon film from the silicon source gas.

    摘要翻译： 一种沉积掺杂多晶或非晶硅膜的方法。 该方法包括将基底放置在基座上。 感受体包括其中具有电阻加热器的主体和与电阻加热器物理接触的热电偶。 感受体位于处理室中，使得处理室具有在基座上方的顶部部分和基座下方的底部部分。 该方法还包括加热基座。 该方法还包括通过位于基座上的喷淋头将工艺气体混合物提供到处理室中。 处理气体混合物包括硅源气体，掺杂剂气体和载气。 载气包括氮气。 该方法还包括从硅源气体形成掺杂硅膜。

    Method of forming a silicon nitride layer on a substrate
    3.
    发明授权
    Method of forming a silicon nitride layer on a substrate 有权
    在基板上形成氮化硅层的方法

    公开(公告)号：US06559074B1

    公开(公告)日：2003-05-06

    申请号：US10015713

    申请日：2001-12-12

    申请人： Steven A. Chen ,  Xianzhi Tao ,  Shulin Wang ,  Lee Luo ,  Kegang Huang ,  Sang H. Ahn

    发明人： Steven A. Chen ,  Xianzhi Tao ,  Shulin Wang ,  Lee Luo ,  Kegang Huang ,  Sang H. Ahn

    IPC分类号： H01L2131

    CPC分类号： C23C16/345 ,  H01L21/3185 ,  Y10S438/958

    摘要： A silicon nitride layer is formed over transistor gates while the processing temperature is relatively high, typically at least 500° C., and the pressure is relatively high, typically at least 50 Torr, to obtain a relatively high rate of formation of the silicon nitride layer. Processing conditions are controlled so as to more uniformly form the silicon nitride layer. Generally, the ratio of the NH3 gas to the silicon-containing gas by volume is selected sufficiently high so that, should the surface have a low region between transistor gates which is less than 0.15 microns wide and have a height-to-width ratio of at least 1.0, as well as an entirely flat area of at least 5 microns by 5 microns, the layer forms at a rate of not more than 25% faster on the flat area than on a base of the low region.

    摘要翻译： 在晶体管栅极上形成氮化硅层，而处理温度相对较高，通常至少为500℃，压力相对较高，通常为至少50托，以获得较高的氮化硅形成速率 层。 控制处理条件以更均匀地形成氮化硅层。 通常，体积的NH 3气体与含硅气体的比例被选择得足够高，使得如果表面在小于0.15微米宽的晶体管栅极之间具有低区域，并且具有高度 - 宽度比 至少为1.0，以及至少5微米至5微米的完全平坦的区域，该层在平坦区域上比在低区域的基底上以不超过25％的速率形成。

    Method of forming high growth rate, low resistivity germanium film on silicon substrate
    8.
    发明授权
    Method of forming high growth rate, low resistivity germanium film on silicon substrate 有权
    在硅衬底上形成高增长率，低电阻率锗膜的方法

    公开(公告)号：US08822312B2

    公开(公告)日：2014-09-02

    申请号：US13482725

    申请日：2012-05-29

    申请人： Yi-Chiau Huang ,  Errol Antonio C. Sanchez ,  Xianzhi Tao

    发明人： Yi-Chiau Huang ,  Errol Antonio C. Sanchez ,  Xianzhi Tao

    IPC分类号： H01L29/861

    CPC分类号： H01L21/0237 ,  H01L21/0245 ,  H01L21/02532 ,  H01L21/02576 ,  H01L21/0262

    摘要： A method of forming a doped semiconductor layer on a substrate is provided. A foundation layer having a crystal structure compatible with a thermodynamically favored crystal structure of the doped semiconductor layer is formed on the substrate and annealed, or surface annealed, to substantially crystallize the surface of the foundation layer. The doped semiconductor layer is formed on the foundation layer. Each layer may be formed by vapor deposition processes such as CVD. The foundation layer may be germanium and the doped semiconductor layer may be phosphorus doped germanium.

    摘要翻译： 提供了在衬底上形成掺杂半导体层的方法。 具有与掺杂半导体层的热力学有利晶体结构相适应的晶体结构的基底层形成在基底上并进行退火或表面退火，以使基底层的表面基本上结晶。 掺杂半导体层形成在基础层上。 每个层可以通过诸如CVD的气相沉积工艺形成。 基底层可以是锗，并且掺杂半导体层可以是掺杂磷的锗。

    METHOD OF FORMING HIGH GROWTH RATE, LOW RESISTIVITY GERMANIUM FILM ON SILICON SUBSTRATE
    10.
    发明申请
    METHOD OF FORMING HIGH GROWTH RATE, LOW RESISTIVITY GERMANIUM FILM ON SILICON SUBSTRATE 有权
    在硅基材上形成高生长速率，低电阻率锗膜的方法

    公开(公告)号：US20120306055A1

    公开(公告)日：2012-12-06

    申请号：US13482725

    申请日：2012-05-29

    申请人： Yi-Chiau Huang ,  Errol Antonio C. Sanchez ,  Xianzhi Tao

    发明人： Yi-Chiau Huang ,  Errol Antonio C. Sanchez ,  Xianzhi Tao

    IPC分类号： H01L21/20 ,  H01L29/16

    CPC分类号： H01L21/0237 ,  H01L21/0245 ,  H01L21/02532 ,  H01L21/02576 ,  H01L21/0262

    摘要： A method of forming a doped semiconductor layer on a substrate is provided. A foundation layer having a crystal structure compatible with a thermodynamically favored crystal structure of the doped semiconductor layer is formed on the substrate and annealed, or surface annealed, to substantially crystallize the surface of the foundation layer. The doped semiconductor layer is formed on the foundation layer. Each layer may be formed by vapor deposition processes such as CVD. The foundation layer may be germanium and the doped semiconductor layer may be phosphorus doped germanium.

    摘要翻译： 提供了在衬底上形成掺杂半导体层的方法。 具有与掺杂半导体层的热力学有利晶体结构相适应的晶体结构的基底层形成在基底上并进行退火或表面退火，以使基底层的表面基本上结晶。 掺杂半导体层形成在基础层上。 每个层可以通过诸如CVD的气相沉积工艺形成。 基底层可以是锗，并且掺杂半导体层可以是掺杂磷的锗。