-
公开(公告)号:US11908599B2
公开(公告)日:2024-02-20
申请号:US17892711
申请日:2022-08-22
Inventor: Keiji Kawajiri , Naoki Mutou , Hironori Motomitsu , Michiya Watanabe , Yuji Yamagishi
IPC: H01C7/102 , H01C7/112 , H01C17/065 , H01C1/142 , H01C7/10
CPC classification number: H01C7/102 , H01C1/142 , H01C7/1006 , H01C7/112 , H01C17/06546
Abstract: A varistor includes a sintered body, an internal electrode, an insulating layer, and an external electrode. The internal electrode is disposed in an interior of the sintered body. The insulating layer covers at least part of the sintered body and includes Zn2SiO4. The external electrode is electrically connected to the internal electrode, covers part of the sintered body and part of the insulating layer, and is in contact with the part of the insulating layer. The insulating layer has a region being in contact with the external electrode, the region having a greater average thickness than a region of the insulating layer which is out of contact with the external electrode.
-
公开(公告)号:US11791072B2
公开(公告)日:2023-10-17
申请号:US17632827
申请日:2020-07-16
Inventor: Michiya Watanabe , Naoki Mutou , Ken Yanai
Abstract: A laminated varistor includes a varistor layer, a first internal electrode provided on an upper surface of the varistor layer, a second internal electrode provided on a lower surface of the varistor layer and facing the first internal electrode across the varistor layer in upward and downward directions, a first external electrode provided on a first side surface of the varistor layer and electrically connected to the first internal electrode, and a second external electrode provided on a second side surface of the varistor layer and electrically connected to the second internal electrode. The first internal electrode is extended from the first external electrode in a first extension direction. The first internal electrode includes first electrode strips arranged in a first arrangement direction perpendicular to the first extension direction and spaced apart from one another. This laminated varistor has improved surge-resistant characteristics.
-
公开(公告)号:US11315709B2
公开(公告)日:2022-04-26
申请号:US17123943
申请日:2020-12-16
Applicant: Hubbell Incorporated
Inventor: Stephen Franklin Poterala
Abstract: Provided are metal oxide varistors comprising a sintered ceramic, in which the ceramic comprises, by weight, about 91.0% to about 97.0% ZnO, at least 0.3% Mn, at least 0.4% Bi, at least 1.0% Sb, and 0.50% or less Co. The metal oxide varistors as disclosed herein may exhibit reduced power dissipation, improved thermal stability, and may be produced at a lower cost relative to conventional MOV devices.
-
公开(公告)号:US11302464B2
公开(公告)日:2022-04-12
申请号:US17230100
申请日:2021-04-14
Applicant: TDK CORPORATION
Inventor: Satoshi Goto , Naoyoshi Yoshida , Takeshi Yanata , Takeshi Oyanagi , Daiki Suzuki , Shin Kagaya , Masayuki Uchida , Yusuke Imai
Abstract: A chip varistor includes an element body exhibiting varistor characteristics, internal electrodes containing a first electrically conductive material, and an intermediate conductor containing a second electrically conductive material. The intermediate conductor is separated from the internal electrodes in a direction in which the internal electrodes oppose each other, and is disposed between the internal electrodes. At least a part of the intermediate conductor overlaps the internal electrodes in the direction in which the internal electrodes oppose each other. The element body includes a low resistance region in which the second electrically conductive material is diffused. The low resistance region is located between the first and second internal electrodes in the direction in which the first and second internal electrodes oppose each other.
-
公开(公告)号:US10998114B2
公开(公告)日:2021-05-04
申请号:US17003206
申请日:2020-08-26
Applicant: AVX Corporation
Inventor: Palaniappan Ravindranathan , Marianne Berolini
Abstract: The present invention is directed to a varistor comprising a dielectric material comprising a sintered ceramic composed of zinc oxide grains and a grain boundary layer between the zinc oxide grains. The grain boundary layer contains a positive temperature coefficient thermistor material in an amount of less than 10 mol % based on the grain boundary layer.
-
公开(公告)号:US10714241B2
公开(公告)日:2020-07-14
申请号:US16728564
申请日:2019-12-27
Applicant: Littelfuse Semiconductor (Wuxi) Co., Ltd.
Inventor: Teddy C. T. To , ChuanFang Chin , Yaosheng Du
Abstract: In one embodiment, an overvoltage protection device may include a metal oxide varistor (MOV) having a first surface and a second surface; a semiconductor substrate having a first outer surface and a second outer surface and comprising a semiconductor crowbar device comprising a plurality of semiconductor layers arranged in electrical series to one another, the semiconductor substrate being disposed on a first side of the metal oxide varistor; a conductive region disposed between the second surface of the MOV and the first outer surface of the semiconductor substrate; a first electrical contact disposed on the first surface of the MOV; and a second electrical contact disposed on the second outer surface of the semiconductor substrate.
-
公开(公告)号:US20190318853A1
公开(公告)日:2019-10-17
申请号:US16386564
申请日:2019-04-17
Applicant: AVX Corporation
Inventor: Palaniappan Ravindranathan , Marianne Berolini
Abstract: The present invention is directed to a varistor comprising a dielectric material comprising a sintered ceramic composed of zinc oxide grains and a grain boundary layer between the zinc oxide grains. The grain boundary layer contains a positive temperature coefficient thermistor material in an amount of less than 10 mol % based on the grain boundary layer.
-
公开(公告)号:US10262778B2
公开(公告)日:2019-04-16
申请号:US15548338
申请日:2016-11-04
Applicant: EPCOS AG
Inventor: Uwe Wozniak , Thomas Feichtinger
IPC: H01C7/10 , H01C7/112 , H01C1/148 , H01C7/108 , H01C7/18 , H01C17/065 , H01C17/28 , C04B35/453 , C04B37/02 , H01C17/00 , B32B18/00 , H01C7/102
Abstract: A multilayer component and a mathod for producing a multilayer component are disclosed. In an embodiment the multilayer component includes a ceramic main element being a varistor ceramic and at least one metal structure, wherein the metal structure is cosintered, and wherein the main element is doped with a material of the metal structure in such a way that a diffusion of the material from the metal structure into the main element during a sintering operation is reduced.
-
公开(公告)号:US10043604B2
公开(公告)日:2018-08-07
申请号:US15468630
申请日:2017-03-24
Applicant: NGK INSULATORS, LTD.
Inventor: Masaki Ishikawa , Toru Hayase , Yoshimasa Kobayashi , Kenji Morimoto
IPC: H01C7/18 , H01C17/30 , H01C7/102 , H01C7/112 , C04B35/453
CPC classification number: H01C7/18 , C04B35/453 , C04B41/009 , C04B41/52 , C04B41/89 , C04B2111/00844 , C04B2235/3213 , C04B2235/3217 , C04B2235/3224 , C04B2235/3275 , C04B2235/3286 , C04B2235/3298 , C04B2235/5436 , C04B2235/5454 , C04B2235/6567 , C04B2235/658 , C04B2235/6583 , C04B2235/663 , C04B2235/75 , C04B2235/96 , C23C14/086 , C23C14/34 , H01C7/102 , H01C7/112 , H01C17/30 , C04B41/4556 , C04B41/5049 , C04B41/4529 , C04B41/5027
Abstract: A voltage-nonlinear resistor element 10 includes a voltage-nonlinear resistor (referred simply as “resistor”) 20 and a pair of electrodes 14 and 16 between which the resistor 20 is interposed. The resistor 20 has a multilayer structure including a first layer 21 composed primarily of zinc oxide, a second layer 22 composed primarily of zinc oxide, and a third layer 23 composed primarily of a metal oxide other than zinc oxide. The second layer 22 is adjacent to the first layer 21 and has a smaller thickness and a higher volume resistivity than the first layer 21. The third layer 23 is adjacent to the second layer 22.
-
公开(公告)号:US20180090248A1
公开(公告)日:2018-03-29
申请号:US15709606
申请日:2017-09-20
Applicant: SFI Electronics Technology Inc.
Inventor: Ching-Hohn LIEN , Jie-An ZHU , Zhi-Xian XU , Ting-Yi FANG , Hong-Zong XU
CPC classification number: H01C17/06 , H01C1/14 , H01C7/1006 , H01C7/102 , H01C7/112 , H01C7/18 , H01C17/065 , H01C17/06546 , H01C17/281
Abstract: A process for producing a multilayer varistor (MLV) if remained its size unchanged as prior arts is favorable to outstandingly increase overall current-carrying area and improve the performance of final produced MLV; and the MLV has laminated a lower cap, an inner-electrode stack formed from piling up several inner-electrode gaps (g), and an upper cap into a unity, and at least satisfies the condition that the lower cap and the upper cap has a thickness smaller than a thickness of the inner-electrode gap (g), but equal to or greater than 0.1 times of the thickness of the inner-electrode gap (g).
-
-
-
-
-
-
-
-
-