-
91.
公开(公告)号:US20250096042A1
公开(公告)日:2025-03-20
申请号:US18970741
申请日:2024-12-05
Applicant: Micron Technology, Inc.
Inventor: Anilkumar Chandolu , Indra V. Chary
IPC: H01L21/768 , H01L23/535 , H10B41/27 , H10B43/27
Abstract: A method used in forming a memory array comprising strings of memory cells comprises forming a stack comprising vertically-alternating first tiers and second tiers. Horizontally-elongated trenches are formed into the stack to form laterally-spaced memory-block regions. The memory-block regions comprise part of a memory-plane region. A pair of elevationally-extending walls are formed that are laterally-spaced relative one another and that are individually horizontally-longitudinally-elongated. The pair of walls are one of (a) or (b), where: (a): in the memory-plane region laterally-between immediately-laterally-adjacent of the memory-block regions; and (b): in a region that is edge-of-plane relative to the memory-plane region. Through the horizontally-elongated trenches and after forming the pair of walls, sacrificial material that is in the first tiers is isotropically etching away and replaced with conducting material of individual conducting lines. Other embodiments, including structure independent of method, are disclosed.
-
公开(公告)号:US12250812B2
公开(公告)日:2025-03-11
申请号:US18094906
申请日:2023-01-09
Applicant: Micron Technology, Inc.
Inventor: Jordan D. Greenlee , Nancy M. Lomeli , John D. Hopkins , Jiewei Chen , Indra V. Chary , Jun Fang , Vladimir Samara , Kaiming Luo , Rita J. Klein , Xiao Li , Vinayak Shamanna
Abstract: Some embodiments include an integrated assembly having a source structure, and having a stack of alternating conductive levels and insulative levels over the source structure. Cell-material-pillars pass through the stack. The cell-material-pillars are arranged within a configuration which includes a first memory-block-region and a second memory-block-region. The cell-material-pillars include channel material which is electrically coupled with the source structure. Memory cells are along the conductive levels and include regions of the cell-material-pillars. A panel is between the first and second memory-block-regions. The panel has a first material configured as a container shape. The container shape defines opposing sides and a bottom of a cavity. The panel has a second material within the cavity. The second material is compositionally different from the first material. Some embodiments include methods of forming integrated assemblies.
-
公开(公告)号:US12166094B2
公开(公告)日:2024-12-10
申请号:US17373258
申请日:2021-07-12
Applicant: Micron Technology, Inc.
Inventor: Lifang Xu , Richard J. Hill , Indra V. Chary , Lars P. Heineck
IPC: H01L29/417 , H01L21/768 , H01L23/528 , H01L29/40
Abstract: Microelectronic devices include a tiered stack having vertically alternating insulative and conductive structures. A first series of stadiums is defined in the tiered stack within a first block of a dual-block structure. A second series of stadiums is defined in the tiered stack within a second block of the dual-block structure. The first and second series of stadiums are substantially symmetrically structured about a trench at a center of the dual-block structure. The trench extends a width of the first and second series of stadiums. The stadiums of the first and second series of stadiums have opposing staircase structures comprising steps at ends of the conductive structures of the tiered stack. Conductive source/drain contact structures are in the stack and extend substantially vertically from a source/drain region at a floor of the trench. Additional microelectronic devices are also disclosed, as are methods of fabrication and electronic systems.
-
公开(公告)号:US12040274B2
公开(公告)日:2024-07-16
申请号:US17314485
申请日:2021-05-07
Applicant: Micron Technology, Inc.
Inventor: Lingyu Kong , Lifang Xu , Indra V. Chary , Shuangqiang Luo , Sok Han Wong
IPC: H10B41/27 , H01L21/768 , H01L23/00 , H01L23/528 , H01L23/535 , H10B43/27
CPC classification number: H01L23/535 , H01L21/76805 , H01L21/76895 , H01L23/528 , H01L23/562 , H10B41/27 , H10B43/27
Abstract: A microelectronic device comprises a stack structure comprising insulative structures vertically interleaved with conductive structures, first support pillar structures vertically extending through the stack structure in a first staircase region including steps defined at edges of tiers of the insulative structures and conductive structures, and second support pillar structures vertically extending through the stack structure in a second staircase region including additional steps defined at edges of additional tiers of the insulative structures and conductive structures, the second support pillar structures having a smaller cross-sectional area than the first support pillar structures. Related memory devices, electronic systems, and methods are also described.
-
公开(公告)号:US11889695B2
公开(公告)日:2024-01-30
申请号:US17504313
申请日:2021-10-18
Applicant: Micron Technology, Inc.
Inventor: Paolo Tessariol , Justin B. Dorhout , Indra V. Chary , Jun Fang , Matthew Park , Zhiqiang Xie , Scott D. Stull , Daniel Osterberg , Jason Reece , Jian Li
IPC: H01L27/11582 , H10B43/27 , H01L21/768 , H01L21/311 , H01L23/528 , H01L21/02 , H01L29/10 , H01L23/522 , H10B41/27 , H10B43/50 , H10B41/35 , H10B43/10
CPC classification number: H10B43/27 , H01L21/02636 , H01L21/31111 , H01L21/76802 , H01L21/76877 , H01L21/76895 , H01L23/528 , H01L23/5226 , H01L29/1037 , H10B41/27 , H10B41/35 , H10B43/50 , H10B43/10
Abstract: A device comprises an array of elevationally-extending transistors and a circuit structure adjacent and electrically coupled to the elevationally-extending transistors of the array. The circuit structure comprises a stair step structure comprising vertically-alternating tiers comprising conductive steps that are at least partially elevationally separated from one another by insulative material. Operative conductive vias individually extend elevationally through one of the conductive steps at least to a bottom of the vertically-alternating tiers and individually electrically couple to an electronic component below the vertically-alternating tiers. Dummy structures individually extend elevationally through one of the conductive steps at least to the bottom of the vertically-alternating tiers. Methods are also disclosed.
-
公开(公告)号:US20240015969A1
公开(公告)日:2024-01-11
申请号:US18371099
申请日:2023-09-21
Applicant: Micron Technology, Inc.
Inventor: Anilkumar Chandolu , Indra V. Chary
Abstract: Some embodiments include a method of forming an integrated assembly. Laterally alternating first and second sacrificial materials are formed over a conductive structure, and then a stack of vertically alternating first and second levels is formed over the sacrificial materials. The first levels include first material and the second levels include insulative second material. Channel-material-openings are formed to extend through the stack and through at least some of the strips. Channel-material-pillars are formed within the channel-material-openings. Slits are formed to extend through the stack and through the sacrificial materials. The first sacrificial material is replaced with first conductive material and then the second sacrificial material is replaced with second conductive material. At least some of the first material of the stack is replaced with third conductive material. Some embodiments include integrated assemblies.
-
97.
公开(公告)号:US20230395510A1
公开(公告)日:2023-12-07
申请号:US17812141
申请日:2022-07-12
Applicant: Micron Technology, Inc.
Inventor: Mithun Kumar Ramasahayam , Jordan D. Greenlee , Harsh Narendrakumar Jain , Jiewei Chen , Indra V. Chary
IPC: H01L23/535 , H01L23/528 , H01L23/532 , H01L21/768
CPC classification number: H01L23/535 , H01L23/5283 , H01L23/53209 , H01L23/53242 , H01L23/53257 , H01L21/76805 , H01L21/76816 , H01L21/76895 , H01L21/76888
Abstract: Microelectronic devices include a stack with a vertically alternating sequence of insulative and conductive structures arranged in tiers. A staircased stadium within the stack comprises steps at different tier elevations of a group of the tiers. Treads of the steps are each provided by an upper surface area of one of the conductive structures within the group of the tiers and by an upper surface area of a metal oxide region extending through the one of the conductive structures. A pair of conductive contact structures extends to one of the steps. A first conductive contact structure of the pair terminates at the tread of the step, within the area of the conductive structure. A second conductive contact structure of the pair extends through the tread of the step, within the upper surface area of the metal oxide region. Related fabrication methods and electronic systems are also disclosed.
-
98.
公开(公告)号:US20230380159A1
公开(公告)日:2023-11-23
申请号:US17747126
申请日:2022-05-18
Applicant: Micron Technology, Inc.
Inventor: Damir Fazil , John D. Hopkins , Indra V. Chary , Tom John , Joel D. Peterson , Kar Wui Thong , Zhaohui Ma
IPC: H01L27/11582 , H01L27/11556
CPC classification number: H01L27/11582 , H01L27/11556
Abstract: A memory array comprises strings of memory cells. The memory array comprises laterally-spaced memory blocks that individually comprise a vertical stack comprising alternating insulative tiers and conductive tiers directly above a conductor tier. Channel-material strings of memory cells extend through the insulative tiers and the conductive tiers. The channel material of the channel-material strings directly electrically couples to conductor material of the conductor tier. Individual ones of the channel-material strings in a vertical cross-section comprise an external jog surface that is above the conductor tier and an internal jog surface that is in the conductor tier. Other aspects, including methods, are disclosed.
-
公开(公告)号:US11800711B2
公开(公告)日:2023-10-24
申请号:US17322246
申请日:2021-05-17
Applicant: Micron Technology, Inc.
Inventor: Anilkumar Chandolu , Indra V. Chary
IPC: H01L27/11582 , H10B43/27 , H10B41/10 , H10B41/27 , H10B43/10
Abstract: Some embodiments include a method of forming an integrated assembly. Laterally alternating first and second sacrificial materials are formed over a conductive structure, and then a stack of vertically alternating first and second levels is formed over the sacrificial materials. The first levels include first material and the second levels include insulative second material. Channel-material-openings are formed to extend through the stack and through at least some of the strips. Channel-material-pillars are formed within the channel-material-openings. Slits are formed to extend through the stack and through the sacrificial materials. The first sacrificial material is replaced with first conductive material and then the second sacrificial material is replaced with second conductive material. At least some of the first material of the stack is replaced with third conductive material. Some embodiments include integrated assemblies.
-
公开(公告)号:US20230328975A1
公开(公告)日:2023-10-12
申请号:US18207499
申请日:2023-06-08
Applicant: Micron Technology, Inc.
Inventor: Shuangqiang Luo , Lifang Xu , Indra V. Chary
Abstract: Some embodiments include an integrated assembly having a first memory region, a second memory region, and an intermediate region between the memory regions. A stack extends across the memory regions and the intermediate region. The stack includes alternating conductive levels and insulative levels. Channel-material-pillars are arranged within the memory regions. Memory-block-regions extend longitudinally across the memory regions and the intermediate region. Staircase regions are within the intermediate region. Each of the staircase regions laterally overlaps two of the memory-block-regions. First panel regions extend longitudinally across at least portions of the staircase regions. Second panel regions extend longitudinally and provide lateral separation between adjacent memory-block-regions. The second panel regions are of laterally different dimensions than the first panel regions and/or are compositionally different than the first panel regions. Some embodiments include methods of forming integrated assemblies.
-
-
-
-
-
-
-
-
-