摘要:
A wafer test assembly includes multiple probe head substrates arranged like tiles with connectors attached to one side and probes supported on the opposing side. In one embodiment, flexible cable connectors directly connect the connectors on the probe head tile to a test head, while in another embodiment the flexible cables connect the probe head tile to a PCB providing horizontal routing to test head connectors. In one embodiment, leveling pins provide a simplified support structure connecting to a retaining element attached to the tiles to provide for applying a push-pull leveling force. A test head connector interface frame enables rearrangement of connectors between the test head and the probe card to provide for both full wafer contact or partial wafer contact. The test head connectors are rearranged by being slidable on rails, or pluggable and unpluggable enabling movement over a range of positions.
摘要:
An electronic component has a semiconductor chip and microscopically small flip-chip contacts belonging to a rewiring plate, on which macroscopically large elastic external contacts are arranged. The rewiring plate has a wiring support made of polycrystalline silicon, amorphous glass, or metal. Furthermore, the present invention relates to a method for the production of a suitable wiring support and of the electronic component.
摘要:
A method for fabricating an integrated circuit connection region includes application of a dielectric to an integrated circuit with a connection region, application of a corrodible metalization layer to the dielectric, application of a protection device to the metalization layer, and removal of the protection device in a region around the connection region.
摘要:
An electronic structure includes an electronic component, which is configured to be in electric contact with a base and has a mounting side configured for mounting onto the base. The structure also includes a raised elastic support positioned on the component and multiple contacts positioned on the component, with at least one contact also being positioned on the support.
摘要:
The present disclosure is a method for in situ monitoring of backside contamination on a semiconductor wafer (120) between processing steps which are performed in a multi-chamber tool (500). In a first form, a laser source (220) and a detector (210) are mounted on a robotic arm (110, 111), or within a semiconductor processing tool (500). The laser (220) and detector (210) move along with the robotic arm (110) as the robotic arm (110) shuffles the wafer (120) between processing carriers (610-650) and chambers (510-540). While in transit the backside of the semiconductor wafer (120) is scanned by a laser beam (221), whereby contamination is detected by a detector (210). The laser (220) and detector (210) then scan the backside of the wafer (120) while the robotic arm (110) is in transit and/or while the robotic arm (110) is stationary in the processing sequence. The absolute particle count and differential/incremental particulate counts are calculated on a chamber-by-chamber, and wafer-by-wafer basis, using a data processor (230).
摘要:
A reduction in defects and lateral encroachment is obtained by utilizing a high pressure oxidation in conjunction with an oxidizable layer conformally deposited over an oxidation mask. The use of high pressure oxidation provides for the formation of LOCOS oxide without the formation of defects. Any native oxide present on the substrate surface is removed by using a ramped temperature deposition process to form oxidizable layer and/or a high temperature anneal is performed to remove the native oxide at the substrate surface. In this embodiment, any oxide which can act as a pipe for oxygen diffusion is removed. Therefore, nominal or no lateral encroachment is exhibited.
摘要:
A method for forming an electron emitter layer wherein the electron emitter layer comprises a plurality of elemental conductive materials that etch at dis-similar rates to provide a structure with an edge exhibiting a geometric discontinuity of small radius of curvature.
摘要:
Semiconductor dies are stacked offset from one another so that terminals located along two edges of each die are exposed. The two edges of the dies having terminals may be oriented in the same direction. Electrical connections may connect terminals on one die with terminals on another die, and the stack may be disposed on a wiring substrate to which the terminals of the dies may be electrically connected.
摘要:
A method for fabricating an integrated circuit connection region includes application of a dielectric to an integrated circuit with a connection region, application of a corrodible metalization layer to the dielectric, application of a protection device to the metalization layer, and removal of the protection device in a region around the connection region.
摘要:
Semiconductor dies are stacked offset from one another so that terminals located along two edges of each die are exposed. The two edges of the dies having terminals may be oriented in the same direction. Electrical connections may connect terminals on one die with terminals on another die, and the stack may be disposed on a wiring substrate to which the terminals of the dies may be electrically connected.