Mechanically reconfigurable vertical tester interface for IC probing
    11.
    发明授权
    Mechanically reconfigurable vertical tester interface for IC probing 有权
    用于IC探测的机械可重构垂直测试仪接口

    公开(公告)号:US07659736B2

    公开(公告)日:2010-02-09

    申请号:US11761912

    申请日:2007-06-12

    IPC分类号: G01R31/02

    摘要: A wafer test assembly includes multiple probe head substrates arranged like tiles with connectors attached to one side and probes supported on the opposing side. In one embodiment, flexible cable connectors directly connect the connectors on the probe head tile to a test head, while in another embodiment the flexible cables connect the probe head tile to a PCB providing horizontal routing to test head connectors. In one embodiment, leveling pins provide a simplified support structure connecting to a retaining element attached to the tiles to provide for applying a push-pull leveling force. A test head connector interface frame enables rearrangement of connectors between the test head and the probe card to provide for both full wafer contact or partial wafer contact. The test head connectors are rearranged by being slidable on rails, or pluggable and unpluggable enabling movement over a range of positions.

    摘要翻译: 晶片测试组件包括多个探针头基底,其布置成瓦片,其中连接器连接到一侧,探针支撑在相对侧上。 在一个实施例中,柔性电缆连接器将探头头瓦片上的连接器直接连接到测试头,而在另一个实施例中,柔性电缆将探头头瓦片连接到PCB,从而向测试头连接器提供水平布线。 在一个实施例中,调平销提供连接到附接到瓦片的保持元件以提供施加推挽平整力的简化支撑结构。 测试头连接器接口框架能够重新布置测试头和探针卡之间的连接器,以提供完整的晶片接触或部分晶片接触。 测试头连接器通过在轨道上滑动来重新布置,或者可插拔和可拔出,使得能够在一定范围的位置上移动。

    Electronic structure
    14.
    发明授权
    Electronic structure 有权
    电子结构

    公开(公告)号:US06826037B2

    公开(公告)日:2004-11-30

    申请号:US10157175

    申请日:2002-05-29

    IPC分类号: H05K500

    摘要: An electronic structure includes an electronic component, which is configured to be in electric contact with a base and has a mounting side configured for mounting onto the base. The structure also includes a raised elastic support positioned on the component and multiple contacts positioned on the component, with at least one contact also being positioned on the support.

    摘要翻译: 电子结构包括电子部件,其构造成与基座电接触,并且具有被配置为安装到基座上的安装侧。 该结构还包括定位在部件上的凸起弹性支撑件和位于部件上的多个触点,至少一个触点也位于支撑件上。

    Method and apparatus for processing a semiconductor wafer on a robotic
track having access to in situ wafer backside particle detection
    15.
    发明授权
    Method and apparatus for processing a semiconductor wafer on a robotic track having access to in situ wafer backside particle detection 失效
    用于处理具有进入原位晶片背面颗粒检测的机器人轨迹上的半导体晶片的方法和装置

    公开(公告)号:US5963315A

    公开(公告)日:1999-10-05

    申请号:US912726

    申请日:1997-08-18

    CPC分类号: H01L21/67745 H01L21/67253

    摘要: The present disclosure is a method for in situ monitoring of backside contamination on a semiconductor wafer (120) between processing steps which are performed in a multi-chamber tool (500). In a first form, a laser source (220) and a detector (210) are mounted on a robotic arm (110, 111), or within a semiconductor processing tool (500). The laser (220) and detector (210) move along with the robotic arm (110) as the robotic arm (110) shuffles the wafer (120) between processing carriers (610-650) and chambers (510-540). While in transit the backside of the semiconductor wafer (120) is scanned by a laser beam (221), whereby contamination is detected by a detector (210). The laser (220) and detector (210) then scan the backside of the wafer (120) while the robotic arm (110) is in transit and/or while the robotic arm (110) is stationary in the processing sequence. The absolute particle count and differential/incremental particulate counts are calculated on a chamber-by-chamber, and wafer-by-wafer basis, using a data processor (230).

    摘要翻译: 本公开是一种用于在多腔室工具(500)中执行的处理步骤之间的半导体晶片(120)上的背面污染的原位监测的方法。 在第一形式中,激光源(220)和检测器(210)安装在机器人手臂(110,111)上或半导体处理工具(500)内。 随着机器人手臂(110)将处理载体(610-650)和腔室(510-540)之间的晶片(120)洗牌,激光器(220)和检测器(210)随机器人手臂(110)一起移动。 在运输过程中,通过激光束(221)扫描半导体晶片(120)的背面,由此由检测器(210)检测污染物。 当机器人手臂(110)处于运输过程中时,和/或当机器人手臂(110)在处理顺序中静止时,激光器(220)和检测器(210)扫描晶片(120)的背面。 使用数据处理器(230),在逐个室和逐个晶片的基础上计算绝对颗粒数和微分/增量颗粒计数。

    High-pressure polysilicon encapsulated localized oxidation of silicon
    16.
    发明授权
    High-pressure polysilicon encapsulated localized oxidation of silicon 失效
    高压多晶硅封装了硅的局部氧化

    公开(公告)号:US5175123A

    公开(公告)日:1992-12-29

    申请号:US612174

    申请日:1990-11-13

    IPC分类号: H01L21/32 H01L21/762

    摘要: A reduction in defects and lateral encroachment is obtained by utilizing a high pressure oxidation in conjunction with an oxidizable layer conformally deposited over an oxidation mask. The use of high pressure oxidation provides for the formation of LOCOS oxide without the formation of defects. Any native oxide present on the substrate surface is removed by using a ramped temperature deposition process to form oxidizable layer and/or a high temperature anneal is performed to remove the native oxide at the substrate surface. In this embodiment, any oxide which can act as a pipe for oxygen diffusion is removed. Therefore, nominal or no lateral encroachment is exhibited.

    摘要翻译: 通过利用高压氧化与保形地沉积在氧化掩模上的可氧化层结合来获得缺陷和横向侵蚀的减少。 使用高压氧化提供形成LOCOS氧化物而不形成缺陷。 存在于衬底表面上的任何天然氧化物通过使用斜变温度沉积工艺以形成可氧化层而被去除,和/或进行高温退火以去除衬底表面处的自然氧化物。 在本实施例中,可以除去可充当氧扩散管的任何氧化物。 因此,表现为名义上或没有横向侵占。

    Non-homogeneous multi-elemental electron emitter
    17.
    发明授权
    Non-homogeneous multi-elemental electron emitter 失效
    非均匀多元素电子发射体

    公开(公告)号:US5156705A

    公开(公告)日:1992-10-20

    申请号:US580047

    申请日:1990-09-10

    IPC分类号: H01J9/02

    CPC分类号: H01J9/025

    摘要: A method for forming an electron emitter layer wherein the electron emitter layer comprises a plurality of elemental conductive materials that etch at dis-similar rates to provide a structure with an edge exhibiting a geometric discontinuity of small radius of curvature.

    摘要翻译: 一种用于形成电子发射器层的方法,其中电子发射极层包括以不相似的速率蚀刻的多个元素导电材料,以提供具有表现出小曲率半径的几何不连续的边缘的结构。