BALL BOND IMPEDANCE MATCHING
    11.
    发明申请

    公开(公告)号:US20220254750A1

    公开(公告)日:2022-08-11

    申请号:US17169098

    申请日:2021-02-05

    Abstract: Methods and apparatus for providing an interconnection including a stack of wirebond balls having a selected impedance. The wirebond balls may have a size, which may comprise a radius, configured for the selected impedance. The stack may comprise a number of wirebond balls configured for the selected impedance and/or may comprise a material selected for the selected impedance. In embodiments, the selected impedance is primarily resistive (e.g., 50 Ohms), such that the overall reactance is minimized.

    ADDITIVE MANUFACTURING TECHNOLOGY (AMT) LOW PROFILE SIGNAL DIVIDER

    公开(公告)号:US20190269021A1

    公开(公告)日:2019-08-29

    申请号:US16287260

    申请日:2019-02-27

    Abstract: A method of manufacturing a power divider circuit includes milling a conductive material disposed upon a first substrate to form a signal trace. The signal trace includes a division from a single trace to two arm traces, with each of the two arm traces having a proximal end electrically connected to the single trace and a distal end electrically connected to each of two secondary traces. The method further includes depositing a resistive ink between the two distal ends to form a resistive electrical connection between the two arm traces, bonding a second substrate to the first substrate to substantially encapsulate the traces between the first substrate and the second substrate, and milling through at least one of the first substrate or the second substrate to provide access to at least one of the traces. A signal divider is further disclosed.

    METHOD FOR FORMING CHANNELS IN PRINTED CIRCUIT BOARDS BY STACKING SLOTTED LAYERS

    公开(公告)号:US20230209728A1

    公开(公告)日:2023-06-29

    申请号:US18173390

    申请日:2023-02-23

    CPC classification number: H05K3/465 H05K3/4679

    Abstract: A process of fabricating an electromagnetic circuit includes providing three laminate sheets, forming a first feature in a first laminate sheet of the three laminate sheets, and forming a second feature in a second laminate sheet of the three laminate sheets. The second feature is aligned with the first feature when aligning the second laminate sheet with the first laminate sheet. The process further includes stacking the three laminate sheets so that the first laminate sheet is positioned above and aligned with the second laminate sheet and the second laminate sheet is positioned above and aligned with the third laminate sheet. The first feature and the second feature define a contiguous element. The process further includes filling the contiguous element with an electrically conductive material to form an electrically continuous conductor.

    Method for forming channels in printed circuit boards by stacking slotted layers

    公开(公告)号:US11606865B2

    公开(公告)日:2023-03-14

    申请号:US16678188

    申请日:2019-11-08

    Abstract: A process of fabricating an electromagnetic circuit includes providing three laminate sheets, forming a first feature in a first laminate sheet of the three laminate sheets, and forming a second feature in a second laminate sheet of the three laminate sheets. The second feature is aligned with the first feature when aligning the second laminate sheet with the first laminate sheet. The process further includes stacking the three laminate sheets so that the first laminate sheet is positioned above and aligned with the second laminate sheet and the second laminate sheet is positioned above and aligned with the third laminate sheet. The first feature and the second feature define a contiguous element. The process further includes filling the contiguous element with an electrically conductive material to form an electrically continuous conductor.

Patent Agency Ranking