-
公开(公告)号:US20240194533A1
公开(公告)日:2024-06-13
申请号:US18389625
申请日:2023-12-19
Applicant: Intel Corporation
Inventor: Valluri R. RAO , Patrick MORROW , Rishabh MEHANDRU , Doug INGERLY , Kimin JUN , Kevin O'BRIEN , Paul FISCHER , Szuya S. LIAO , Bruce BLOCK
IPC: H01L21/822 , G01R1/073 , H01L21/306 , H01L21/66 , H01L21/683 , H01L21/8238 , H01L23/00 , H01L23/528 , H01L23/532 , H01L25/065 , H01L27/092 , H01L27/12 , H01L29/04 , H01L29/06 , H01L29/08 , H01L29/16 , H01L29/20 , H01L29/66
CPC classification number: H01L21/8221 , H01L21/30625 , H01L21/6835 , H01L21/823807 , H01L21/823814 , H01L21/823821 , H01L21/823871 , H01L21/823878 , H01L22/14 , H01L23/528 , H01L23/53233 , H01L24/03 , H01L24/05 , H01L27/0924 , H01L27/1207 , H01L29/04 , H01L29/0696 , H01L29/0847 , H01L29/16 , H01L29/20 , G01R1/07307 , H01L24/08 , H01L25/0657 , H01L27/1214 , H01L27/1222 , H01L29/66545 , H01L2221/68345 , H01L2221/68363 , H01L2221/68381 , H01L2224/08147 , H01L2225/06565
Abstract: Integrated circuit cell architectures including both front-side and back-side structures. One or more of back-side implant, semiconductor deposition, dielectric deposition, metallization, film patterning, and wafer-level layer transfer is integrated with front-side processing. Such double-side processing may entail revealing a back side of structures fabricated from the front-side of a substrate. Host-donor substrate assemblies may be built-up to support and protect front-side structures during back-side processing. Front-side devices, such as FETs, may be modified and/or interconnected during back-side processing. Electrical test may be performed from front and back sides of a workpiece. Back-side devices, such as FETs, may be integrated with front-side devices to expand device functionality, improve performance, or increase device density.
-
32.
公开(公告)号:US20240088254A1
公开(公告)日:2024-03-14
申请号:US18514995
申请日:2023-11-20
Applicant: Intel Corporation
Inventor: Aaron D. Lilak , Rishabh MEHANDRU , Cory WEBER , Willy RACHMADY , Varun MISHRA
IPC: H01L29/423 , H01L21/02 , H01L21/8234 , H01L29/06 , H01L29/08 , H01L29/10 , H01L29/165 , H01L29/66 , H01L29/78 , H01L29/786
CPC classification number: H01L29/42392 , H01L21/0217 , H01L21/02293 , H01L21/02532 , H01L21/823431 , H01L29/0673 , H01L29/0847 , H01L29/1091 , H01L29/165 , H01L29/42368 , H01L29/66545 , H01L29/7848 , H01L29/785 , H01L29/78696
Abstract: Gate-all-around integrated circuit structures having an insulator fin on an insulator substrate, and methods of fabricating gate-all-around integrated circuit structures having an insulator fin on an insulator substrate, are described. For example, an integrated circuit structure includes an insulator fin on an insulator substrate. A vertical arrangement of horizontal semiconductor nanowires is over the insulator fin. A gate stack surrounds a channel region of the vertical arrangement of horizontal semiconductor nanowires, and the gate stack is overlying the insulator fin. A pair of epitaxial source or drain structures is at first and second ends of the vertical arrangement of horizontal semiconductor nanowires and at first and second ends of the insulator fin.
-
公开(公告)号:US20230187492A1
公开(公告)日:2023-06-15
申请号:US18106374
申请日:2023-02-06
Applicant: Intel Corporation
Inventor: Rishabh MEHANDRU , Stephen CEA , Anupama BOWONDER , Juhyung NAM , Willy RACHMADY
IPC: H01L29/06 , H01L29/423 , H01L29/78 , H01L29/66
CPC classification number: H01L29/0653 , H01L29/0673 , H01L29/42392 , H01L29/7854 , H01L29/66818 , H01L29/7848 , H01L29/66545
Abstract: Embodiments disclosed herein include transistor devices and methods of forming such transistor devices. In an embodiment a transistor comprises a substrate, and a fin that extends up from the substrate. In an embodiment, the fin comprises a source region, a drain region, and a channel region between the source region and the drain region. In an embodiment, the transistor further comprises and a cavity in the fin, where the cavity is below the channel region. In an embodiment, the transistor further comprises a gate stack over the fin.
-
公开(公告)号:US20230116170A1
公开(公告)日:2023-04-13
申请号:US18070302
申请日:2022-11-28
Applicant: Intel Corporation
Inventor: Roza KOTLYAR , Rishabh MEHANDRU , Stephen CEA , Biswajeet GUHA , Dax CRUM , Tahir GHANI
IPC: H01L27/092 , H01L21/8238 , H01L29/06 , H01L29/08 , H01L29/49 , H01L29/66 , H01L29/78
Abstract: Gate-all-around integrated circuit structures having high mobility, and methods of fabricating gate-all-around integrated circuit structures having high mobility, are described. For example, an integrated circuit structure includes a silicon nanowire or nanoribbon. An N-type gate stack is around the silicon nanowire or nanoribbon, the N-type gate stack including a compressively stressing gate electrode. A first N-type epitaxial source or drain structure is at a first end of the silicon nanowire or nanoribbon. A second N-type epitaxial source or drain structure is at a second end of the silicon nanowire or nanoribbon. The silicon nanowire or nanoribbon has a plane between the first N-type epitaxial source or drain structure and the second N-type epitaxial source or drain structure.
-
35.
公开(公告)号:US20230046755A1
公开(公告)日:2023-02-16
申请号:US17978038
申请日:2022-10-31
Applicant: Intel Corporation
Inventor: Rishabh MEHANDRU , Patrick MORROW , Ranjith KUMAR , Cory E. WEBER , Seiyon KIM , Stephen M. CEA , Tahir GHANI
IPC: H01L29/66 , H01L29/78 , H01L21/822 , H01L21/8238 , H01L27/06 , H01L27/11 , H01L21/8234 , H01L21/84 , H01L27/108 , H01L27/12
Abstract: Vertical integration schemes and circuit elements architectures for area scaling of semiconductor devices are described. In an example, an inverter structure includes a semiconductor fin separated vertically into an upper region and a lower region. A first plurality of gate structures is included for controlling the upper region of the semiconductor fin. A second plurality of gate structures is included for controlling the lower region of the semiconductor fin. The second plurality of gate structures has a conductivity type opposite the conductivity type of the first plurality of gate structures.
-
公开(公告)号:US20220102346A1
公开(公告)日:2022-03-31
申请号:US17547147
申请日:2021-12-09
Applicant: Intel Corporation
Inventor: Aaron D. LILAK , Rishabh MEHANDRU , Ehren MANNEBACH , Patrick MORROW , Willy RACHMADY
IPC: H01L27/092 , H01L23/528 , H01L29/10
Abstract: Embodiments disclosed herein include a semiconductor device. In an embodiment, the semiconductor device comprises a first transistor strata. The first transistor strata comprises a first backbone, a first transistor adjacent to a first edge of the first backbone, and a second transistor adjacent to a second edge of the first backbone. In an embodiment, the semiconductor device further comprises a second transistor strata over the first transistor strata. The second transistor strata comprises a second backbone, a third transistor adjacent to a first edge of the second backbone, and a fourth transistor adjacent to a second edge of the second backbone.
-
公开(公告)号:US20210175124A1
公开(公告)日:2021-06-10
申请号:US17112697
申请日:2020-12-04
Applicant: Intel Corporation
Inventor: Valluri R. RAO , Patrick MORROW , Rishabh MEHANDRU , Doug INGERLY , Kimin JUN , Kevin O'BRIEN , Paul FISCHER , Szuya S. LIAO , Bruce BLOCK
IPC: H01L21/822 , H01L21/8238 , H01L27/12 , H01L21/683 , H01L23/00 , H01L27/092 , H01L21/306 , H01L29/04 , H01L23/528 , H01L29/08 , H01L21/66 , H01L29/06 , H01L29/20 , H01L23/532 , H01L29/16 , G01R1/073 , H01L29/66 , H01L25/065
Abstract: Integrated circuit cell architectures including both front-side and back-side structures. One or more of back-side implant, semiconductor deposition, dielectric deposition, metallization, film patterning, and wafer-level layer transfer is integrated with front-side processing. Such double-side processing may entail revealing a back side of structures fabricated from the front-side of a substrate. Host-donor substrate assemblies may be built-up to support and protect front-side structures during back-side processing. Front-side devices, such as FETs, may be modified and/or interconnected during back-side processing. Electrical test may be performed from front and back sides of a workpiece. Back-side devices, such as FETs, may be integrated with front-side devices to expand device functionality, improve performance, or increase device density.
-
公开(公告)号:US20210167209A1
公开(公告)日:2021-06-03
申请号:US16700431
申请日:2019-12-02
Applicant: Intel Corporation
Inventor: Szuya S. LIAO , Rahul PANDEY , Rishabh MEHANDRU , Anupama BOWONDER , Pratik PATEL
IPC: H01L29/78 , H01L29/08 , H01L27/088 , H01L29/66
Abstract: Fin shaping, and integrated circuit structures resulting therefrom, are described. For example, an integrated circuit structure includes a semiconductor fin having a protruding fin portion above an isolation structure above a substrate. The protruding fin portion has substantially vertical upper sidewalls and outwardly tapered lower sidewalls. A gate stack is over and conformal with the protruding fin portion of the semiconductor fin. A first source or drain region is at a first side of the gate stack, and a second source or drain region is at a second side of the gate stack opposite the first side of the gate stack.
-
39.
公开(公告)号:US20210043755A1
公开(公告)日:2021-02-11
申请号:US17080458
申请日:2020-10-26
Applicant: Intel Corporation
Inventor: Rishabh MEHANDRU , Patrick MORROW , Ranjith KUMAR , Cory E. WEBER , Seiyon KIM , Stephen M. CEA , Tahir GHANI
IPC: H01L29/66 , H01L29/78 , H01L27/12 , H01L21/84 , H01L27/108 , H01L21/8234 , H01L21/822 , H01L21/8238 , H01L27/06 , H01L27/11 , H01L29/778
Abstract: Vertical integration schemes and circuit elements architectures for area scaling of semiconductor devices are described. In an example, an inverter structure includes a semiconductor fin separated vertically into an upper region and a lower region. A first plurality of gate structures is included for controlling the upper region of the semiconductor fin. A second plurality of gate structures is included for controlling the lower region of the semiconductor fin. The second plurality of gate structures has a conductivity type opposite the conductivity type of the first plurality of gate structures.
-
公开(公告)号:US20200219997A1
公开(公告)日:2020-07-09
申请号:US16238978
申请日:2019-01-03
Applicant: Intel Corporation
Inventor: Rishabh MEHANDRU , Tahir GHANI , Stephen CEA , Biswajeet GUHA
IPC: H01L29/775 , H01L29/786 , H01L29/423 , H01L29/417 , H01L29/66
Abstract: Wrap-around contact structures for semiconductor nanowires and nanoribbons, and methods of fabricating wrap-around contact structures for semiconductor nanowires and nanoribbons, are described. In an example, an integrated circuit structure includes a semiconductor nanowire above a first portion of a semiconductor sub-fin. A gate structure surrounds a channel portion of the semiconductor nanowire. A source or drain region is at a first side of the gate structure, the source or drain region including an epitaxial structure on a second portion of the semiconductor sub-fin, the epitaxial structure having substantially vertical sidewalls in alignment with the second portion of the semiconductor sub-fin. A conductive contact structure is along sidewalls of the second portion of the semiconductor sub-fin and along the substantially vertical sidewalls of the epitaxial structure.
-
-
-
-
-
-
-
-
-