-
431.
公开(公告)号:US10176833B1
公开(公告)日:2019-01-08
申请号:US15408637
申请日:2017-01-18
Applicant: Seagate Technology LLC
Inventor: Roger L. Hipwell, Jr. , Scott Eugene Olson
Abstract: A folded lasing cavity comprises at least one bend. The folded lasing cavity is disposed on and configured to emit light along a substrate-parallel plane. An etched facet is on an emitting end of the folded lasing cavity and an etched mirror is on another end of the folding lasing cavity. An etched shaping mirror redirects light received from the etched facet in a direction normal to the substrate-parallel plane.
-
公开(公告)号:US10176212B1
公开(公告)日:2019-01-08
申请号:US14515466
申请日:2014-10-15
Applicant: Seagate Technology LLC
Inventor: Thomas R Prohofsky
IPC: G06F17/30
Abstract: Systems and methods are disclosed for management of a tiered storage system by a top tier storage device. In some embodiments, an apparatus may comprise a circuit configured to maintain an address map at a first storage tier, receive a read request for specified data, return the specified data when the data exists on the first storage tier, and when the specified data does not exist on the first storage tier, return an indication to query a second storage tier. The circuit may be further configured to determine infrequently accessed cold data stored to the first tier, provide to a host device a copy of the cold data stored in an area of the first storage tier scheduled for defragmentation, and perform the defragmentation operation, including copying valid data to an available area of the first storage tier, the valid data not including the cold data.
-
公开(公告)号:US20190007063A1
公开(公告)日:2019-01-03
申请号:US15639828
申请日:2017-06-30
Applicant: Seagate Technology LLC
Inventor: Nicholas Odin Lien , Jay Allen Sheldon , Ryan James Goss , Ara Patapoutian
CPC classification number: H03M13/1575 , G06F11/1012 , G06F11/1068 , G06F11/1076 , G11C29/52 , H03M13/1108 , H03M13/3707 , H03M13/3723 , H03M13/458 , H03M13/6325
Abstract: Embodiments herein provide for a controller that is operable to soft read a data bit a plurality of times, to generate a bit set for the data bit from the soft reads, to logically operate on the bit set, and to generate a Hamming weight for the data bit based on the logical operation. The Hamming weight has fewer bits than the bit set and is operable to correct the data bit.
-
公开(公告)号:US20190004710A1
公开(公告)日:2019-01-03
申请号:US15639934
申请日:2017-06-30
Applicant: Seagate Technology LLC
Inventor: David Scott Ebsen , Dana Simonson , Ryan James Goss
IPC: G06F3/06
CPC classification number: G06F3/0611 , G06F3/0659 , G06F3/0674 , G06F3/0676 , G06F3/0679 , G06F3/0688
Abstract: Systems and methods presented herein provide a controller is operable to increase a number of suspend operations during read Input/Output (I/O) operations of a storage device, and to detect an increase in response times for write commands due to the increased number of suspend operations. The controller is also operable to decrease the number of the suspend operations during the reads of the storage device to decrease the response times of the write commands.
-
公开(公告)号:US20180373302A1
公开(公告)日:2018-12-27
申请号:US15633026
申请日:2017-06-26
Applicant: Seagate Technology LLC
Inventor: Nitin Kumar Chhabra , Pritesh Mahadev Pawaskar
IPC: G06F1/32
Abstract: The disclosed technology provides methods for performing a power delivery network analysis of the memory unit I/O power domain. The methods include performing a signal and power integrity analysis for a memory unit I/O power domain to extract characteristics of a current waveform, determining characteristics of an expected waveform based on a current response for the memory unit I/O power domain, and determining whether the characteristics of the current waveform and the characteristics of the expected waveform are within a tolerance limit. The method also includes various remedial operations and CPM regeneration which may iteratively occur until the waveform matches and final CPM is generated which is use for PDN analysis.
-
公开(公告)号:US10164709B2
公开(公告)日:2018-12-25
申请号:US15481965
申请日:2017-04-07
Applicant: Seagate Technology LLC
Inventor: Richard C. A. Pitwon , David Michael Davis
IPC: H04B10/114 , H04B10/80 , G02B26/04 , G02B19/00
Abstract: A system includes a first optical communication interface and a second optical communication interface optically coupled via a free-space communication channel. The interfaces are spaced at variable distances. Each interface includes an optical source to provide a beam of electromagnetic energy and an optical receiver to receive the beam to bi-directionally communicate with the other interface via the channel. The first optical communication interface may be coupled to a sub-chassis. The second optical communication interface may be coupled to a device frame. The device frame may be movably coupled to the chassis. Communication may utilize multi-input, multi-output processing configured by a calibration matrix. A shutter may be positioned to receive the beam or be positioned clear of the beam depending on the distance between the interfaces.
-
公开(公告)号:US10164592B1
公开(公告)日:2018-12-25
申请号:US14833883
申请日:2015-08-24
Applicant: Seagate Technology LLC
Inventor: Robert Matousek , Todd Michael Lammers , Thomas Lee Schick
Abstract: A preamplifier may have a freeze bit that when set, puts the preamplifier in a static state, which prevents the preamplifier from implementing subsequent programming commands. The freeze state may continue until an unfreeze bit is programmed. In a multiple preamplifier system, preamplifiers can be differently and individually configured over a single interface. Preamplifiers may be released from the static state (frozen) by either programming the unfreeze bit (which can release all of the preamps) or by programming the freeze bit to a “0” state (releases the individual preamp). An inversion control circuit can allow inversion of a control signal to a preamplifier. The inversion control circuit may be enabled and disabled based on a physical conductive connection to a logic high voltage or a logic low voltage. One or more programmable control lines can determine whether the inversion function is activated when the inversion control circuit is enabled.
-
公开(公告)号:US20180361427A1
公开(公告)日:2018-12-20
申请号:US16059627
申请日:2018-08-09
Applicant: Seagate Technology LLC
Inventor: Daniel Richard Buettner , Andrew David Habermas , Daniel Sullivan , Joseph M. Stephan
CPC classification number: B05D3/067 , B05D3/12 , B05D7/54 , B29C59/02 , B29C59/026 , B29C2035/0827 , B29C2059/023 , B33Y10/00 , B33Y80/00 , G03F7/0002 , G11B5/3106 , G11B5/3163 , G11B5/6005 , G11B5/6082 , Y10T29/49041
Abstract: The present disclosure includes methods of forming air bearing surfaces having multi-tier structures using nanoimprint technology and/or 3D printing technology. In some embodiments, a single stage of milling can be used to transfer a multi-tier photoresist pattern into a substrate (e.g., an AlTiC substrate).
-
公开(公告)号:USD836133S1
公开(公告)日:2018-12-18
申请号:US29549941
申请日:2015-12-29
Applicant: Seagate Technology LLC
Designer: Richard Silverstein , Sarah Nguyen
-
公开(公告)号:US10156999B2
公开(公告)日:2018-12-18
申请号:US15082492
申请日:2016-03-28
Applicant: Seagate Technology LLC
Inventor: Timothy L. Canepa , Ramdas P. Kachare
Abstract: An apparatus includes a memory and a controller. The memory may be configured to store data. The controller may have a plurality of tables. The controller is generally configured to process a plurality of input/output requests to read/write to/from the memory, track a plurality of statistics of the memory, index the plurality of tables with the plurality of statistics of the memory to determine a plurality of parameters, compute based on the plurality of parameters a first bandwidth consumed by the controller while servicing the memory with one or more tasks hidden from a host, and report to the host a second bandwidth of the memory that is available to the host based on the first bandwidth consumed by the controller.
-
-
-
-
-
-
-
-
-